CN114172462A - Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof - Google Patents
Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof Download PDFInfo
- Publication number
- CN114172462A CN114172462A CN202111535206.0A CN202111535206A CN114172462A CN 114172462 A CN114172462 A CN 114172462A CN 202111535206 A CN202111535206 A CN 202111535206A CN 114172462 A CN114172462 A CN 114172462A
- Authority
- CN
- China
- Prior art keywords
- module
- power amplifier
- input
- loss
- balanced
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 13
- 230000003321 amplification Effects 0.000 claims abstract description 22
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 22
- 230000000694 effects Effects 0.000 claims description 16
- 238000013461 design Methods 0.000 claims description 6
- 230000002194 synthesizing effect Effects 0.000 claims description 3
- 238000009738 saturating Methods 0.000 claims 1
- 230000008054 signal transmission Effects 0.000 abstract description 3
- 230000005540 biological transmission Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 238000012053 enzymatic serum creatinine assay Methods 0.000 description 2
- 238000000079 presaturation Methods 0.000 description 2
- 229920006395 saturated elastomer Polymers 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0288—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using a main and one or several auxiliary peaking amplifiers whereby the load is connected to the main amplifier using an impedance inverter, e.g. Doherty amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/56—Modifications of input or output impedances, not otherwise provided for
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/213—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/451—Indexing scheme relating to amplifiers the amplifier being a radio frequency amplifier
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Amplifiers (AREA)
Abstract
The invention discloses a low-loss Doherty efficiency enhanced load modulation balanced power amplifier and a realization method thereof, wherein the power amplifier comprises a non-equal input power divider module (1), a balanced power amplifier circuit module (2), a control signal power amplification module (3) and a phase delay module (4); the balanced power amplifier circuit module (2) is a main circuit, the control signal power amplification module (3) is an auxiliary circuit, and the load modulation function of the auxiliary circuit on the main circuit is realized; meanwhile, an impedance converter is added in the main path to complete the load modulation function similar to the Doherty power amplifier. The invention reduces the signal transmission loss by replacing the input coupler of the traditional Load Modulation Balanced Amplifier (LMBA) with the low-loss balanced power divider module, reduces the system complexity by replacing the double-input architecture of the traditional LMBA with the non-equally-divided input power divider module, and improves the efficiency of the LMBA in the backspacing range by adding the impedance converter.
Description
Technical Field
The invention relates to the technical field of radio frequency circuits, in particular to a low-loss Doherty efficiency enhanced load modulation balanced power amplifier and an implementation method thereof.
Background
In recent years, the commercialization and development of the fifth generation mobile communication technology (5G) have enabled more people to experience the convenience of large bandwidth and high rate information transmission, but with the consequent occupation of a large amount of spectrum resources. At present, the main frequency band of 5G is a Sub-6GHz frequency band, and the frequency spectrum resources of the frequency band need to be more fully utilized. In order to efficiently use the increasingly scarce spectrum resources, a modulated signal having a high peak-to-average power ratio (PAPR) is widely adopted. To ensure the high linearity requirements needed for wireless communication quality, the power amplifier needs to operate in a back-off state often and with high efficiency.
The power back-off method is equivalent to switching a transistor from an output high power state to an output low power state, and excessively sacrifices direct current power consumption to cause efficiency degradation and difficulty in heat dissipation. Therefore, measures need to be taken to enable the power amplifier to maintain high efficiency in both a saturation state and a backspacing state, such as an envelope tracking technology and a doherty load modulation technology, but the narrow-band characteristics of the technologies cannot meet the requirements of the existing ultra-wideband wireless radio frequency communication more and more, and a novel wideband high-backspacing efficiency power amplifier architecture is needed to improve the communication performance. In recent years, load modulation balanced power amplifiers (LMBAs) have been proposed, which have broadband characteristics, but the back-off efficiency has not yet reached the doherty-like performance improvement effect, and the complex dual-input architecture increases the complexity of the system, so that research and solution are necessary to solve the defects in the prior art.
Disclosure of Invention
The technical problem is as follows: the invention aims to provide a low-loss doherty efficiency enhanced load modulation balanced power amplifier and an implementation method thereof, which can reduce the loss of the traditional LMBA in signal transmission and further improve the efficiency in a backspacing range.
The technical scheme is as follows: the invention discloses a low-loss Doherty efficiency enhanced load modulation balanced power amplifier, which comprises a non-equal input power divider module, a balanced power amplifier circuit module, a control signal power amplification module and a phase delay module;
the balanced power amplifier circuit module is a main circuit and comprises a low-loss balanced power divider module, a second phase delay module, a power amplifier circuit module, an orthogonal coupler module, a first impedance converter module, a second impedance converter module and a third impedance converter module; wherein the power amplifier circuit module comprises a second input match, a second power amplifier, a second output match, a third input match, a third power amplifier, a third output match;
the control signal power amplification module is a secondary circuit and comprises a first input matching, a first power amplifier and a first output matching;
the non-equal input power divider module divides an input signal into two paths of signals, and the first path of signals sequentially pass through a first input matching end, a first power amplifier and a first output matching end of a control signal power amplification module through a phase delay module and then are output to a 3 rd input port of the orthogonal coupler module through the first output matching end; a second path of signal enters a low-loss balanced power divider module in the balanced power amplifier circuit module and is divided into two paths of signals, one path of signal is sequentially matched through a second input of the power amplifier circuit module, then passes through a second power amplifier, a second output matching end and a first impedance converter module to reach a 1 st input port of the orthogonal coupler module, and the other path of signal passes through a second phase delay module and is sequentially matched through a third input of the power amplifier circuit module, a third power amplifier, a third output matching and a second impedance converter module to reach a 3 rd input port of the orthogonal coupler module; the output of the quadrature coupler module outputs a signal through a third impedance transformer module.
Wherein the content of the first and second substances,
the low-loss balanced power divider module is used for equally dividing signals into two paths of completely identical signals, and replaces an input coupler of a traditional balanced power amplifier.
A first impedance converter module and a second impedance converter module are added between the power amplifier circuit module and the quadrature coupler module, and the first impedance converter module and the second impedance converter module are used for enabling the second power amplifier and the third power amplifier to achieve a pre-saturation effect before a back-off range.
And a broadband third impedance converter module is added between the quadrature coupler module and the final output, and the third impedance converter module is used for converting the characteristic impedance of the quadrature coupler module into 50 omega.
The low-loss balanced power divider module adopts an equally-divided branch power divider.
The power amplifier circuit module comprises an input matching circuit, a power amplifier transistor and an output matching circuit which are connected in sequence; the first power amplifier adopts a C-type power amplifier, and the second power amplifier and the third power amplifier adopt AB-type power amplifiers.
The non-equal input power divider module adopts a non-equal branch line power divider, the generated second path of signal is 3dB greater than the first path of signal, and the non-equal input power divider module is different from a traditional LMBA double-input structure, so that the complexity of a system is reduced.
The quadrature coupler module employs a 3dB quadrature branch line coupler.
The invention discloses a method for realizing a low-loss Doherty efficiency enhanced load modulation balanced power amplifier, which comprises the following steps of:
s1, designing a low-loss balanced power divider module, and adding a 90-degree phase delay module into one output end;
s2, designing a broadband 3dB orthogonal coupler module for synthesizing main and auxiliary signals and outputting a total signal, and adding a broadband second impedance converter at an output port of the orthogonal coupler module for converting the characteristic impedance of the coupler into 50 omega;
s3, designing a broadband balanced power amplifier circuit as a main circuit, wherein the output end of one path of the second power amplifier is connected with the 1 st input port of the designed orthogonal coupler, the output end of one path of the third power amplifier is connected with the 2 nd input port of the designed orthogonal coupler, and adjusting the first impedance converter to complete the load modulation effect similar to the Doherty power amplifier;
s4, designing a control signal power amplification module as an auxiliary path, amplifying a proper control signal, and connecting to the 3 rd input port of the designed orthogonal coupler;
s5, designing a broadband non-equal input power divider module, dividing an input signal into two parts of signals, and generating a second path of signal which is 3dB greater than a first path of signal;
and S6, adjusting a phase delay module between the generated first path signal and the control signal power amplification module, and optimizing the load modulation effect of the LMBA to enable the total effect to meet the design requirement.
The low-loss balanced power divider module is used for replacing an input coupler of a traditional balanced power amplifier so as to reduce signal transmission loss; the non-equal input power divider module replaces the traditional LMBA double-input architecture, so that the complexity of the system is greatly reduced; the efficiency improvement method of the Doherty power amplifier is realized by adding the impedance converter, and the efficiency of the load modulation balanced type power amplifier in a backspacing range is improved.
Has the advantages that: compared with the traditional load modulation balanced amplifier, the invention has the following advantages:
1) compared with the traditional coupler, the low-loss balanced power divider module improves the system bandwidth, reduces the transmission loss of the system and enables the difference value of two paths of phases of the balanced power amplifier in the bandwidth to be more stable and close to 90 degrees;
2) the non-equal input power divider module replaces the traditional LMBA double-input architecture, and the phase delay module is adjusted to achieve the load modulation effect of the LMBA, so that the complexity of the system is greatly reduced.
3) The efficiency improvement method of the doherty-like power amplifier is realized by adding the impedance converter, so that the efficiency of the load modulation balanced power amplifier in a backspacing range is improved, and the performance of the system is improved.
Drawings
FIG. 1 is a block diagram of the system architecture of the present invention;
FIG. 2 is a block diagram of a quadrature coupler according to the present invention;
fig. 3 is a graph comparing transmission loss using a conventional coupler and a low loss power splitter in an embodiment of the present invention;
fig. 4 is a graph comparing phase loss using a conventional coupler and a low loss power splitter in an embodiment of the present invention;
FIG. 5 is a graph of the idealized efficiency curve of the present invention versus a conventional LMBA and conventional class AB power amplifier;
FIG. 6 is a diagram of the final simulation results in a specific design of the present invention.
The figure shows that: the power divider comprises a non-equal input power divider module 1, a balanced power amplifier circuit module 2, a control signal power amplification module 3 and a phase delay module 4; a low loss balanced power divider module 21, a second phase delay module 22, a power amplifier circuit module 23, a quadrature coupler module 24, a first impedance converter module 251, a second impedance converter module 252, a third impedance converter module 253, a second input match 231, a second power amplifier 232, a second output match 233, a third input match 234, a third power amplifier 235, and a third output match 236; a first input match 31, a first power amplifier 32, a first output match 33.
Detailed Description
The technical solution of the present invention will be further described with reference to the following detailed description and accompanying drawings.
The power amplifier comprises a non-equal input power divider module 1, a balanced power amplifier circuit module 2, a control signal power amplification module 3 and a phase delay module 4; the balanced power amplifier circuit module 2 is a main circuit and comprises a low-loss balanced power divider module 21, a second phase delay module 22, a power amplifier circuit module 23, an orthogonal coupler module 24, a first impedance converter module 251, a second impedance converter module 252 and a third impedance converter module 253; wherein the power amplifier circuit module 23 comprises a second input match 231, a second power amplifier 232, a second output match 233 and a third input match 234, a third power amplifier 235, a third output match 236; the control signal power amplification module 3 is a secondary circuit and comprises a first input matching 31, a first power amplifier 32 and a first output matching 33; the non-equal input power divider module 1 divides an input signal into two paths of signals, wherein the first path of signals sequentially passes through a first input matching 31, a first power amplifier 32 and a first output matching end 33 of a control signal power amplification module 3 through a phase delay module 4, and then is output to a 3 rd input port of an orthogonal coupler module 24 through the first output matching end 33; the second path of signal enters the low-loss balanced power divider module 21 in the balanced power amplifier circuit module 2 and is divided into two paths of signals, one path of signal sequentially passes through the second input matching 231 of the power amplifier circuit module 23, then passes through the second power amplifier 232, the second output matching terminal 233 and the first impedance converter module 251 to the 1 st input port of the quadrature coupler module 24, and the other path of signal sequentially passes through the third input matching 234, the third power amplifier 235, the third output matching 236 and the second impedance converter module 252 of the power amplifier circuit module 23 to the 3 rd input port of the quadrature coupler module 24 through the second phase delay module 22; the output of the quadrature coupler module 24 outputs a signal through the third impedance transformer module 253.
Referring to fig. 1, a schematic block diagram of a low-loss doherty efficiency enhanced load modulation balanced power amplifier according to the present invention is shown, and includes a non-equal division input power divider module 1, a balanced power amplifier circuit module 2, a control signal power amplification module 3, and a phase delay module 4. The non-equal input power divider module 1 divides an input signal into two paths of signals, the first path of signals sequentially passes through a first input matching 31, a first power amplifier 32 and a first output matching end 33 of a control signal power amplification module 3 through a phase delay module 4, and then is output to a 3 rd input port of an orthogonal coupler module 24 through the first output matching end 33, and the path is used as an auxiliary path;
the balanced power amplifier circuit module 2 is a main circuit and comprises a low-loss balanced power divider module 21, a second phase delay module 22, a power amplifier circuit module 23, an orthogonal coupler module 24, a first impedance converter module 251, a second impedance converter module 252 and a third impedance converter module 253; wherein the power amplifier circuit module 23 comprises a second input match 231, a second power amplifier 232, a second output match 233 and a third input match 234, a third power amplifier 235, a third output match 236; the second path of signal enters the low-loss balanced power divider module 21 in the balanced power amplifier circuit module 2 and is divided into two paths of signals, one path of signal sequentially passes through the second input matching 231 of the power amplifier circuit module 23, then passes through the second power amplifier 232, the second output matching terminal 233 and the first impedance converter module 251 to the 1 st input port of the quadrature coupler module 24, and the other path of signal sequentially passes through the third input matching 234, the third power amplifier 235, the third output matching 236 and the second impedance converter module 252 of the power amplifier circuit module 23 to the 3 rd input port of the quadrature coupler module 24 through the second phase delay module 22; the output of the quadrature coupler module 24 outputs a signal through the third impedance transformer module 253.
As a further improvement, the low-loss balanced power divider module 21 is used to equally divide a signal into two identical signals, instead of the input coupler of the conventional balanced power amplifier.
Further, a first impedance transformer 251 and a second impedance transformer 252 are added between the power amplifier circuit module 23 and the quadrature coupler module 24, and the first impedance transformer 251 and the second impedance transformer 252 are used to pre-saturate the second power amplifier 232 and the third power amplifier 235 before the back-off range.
Further, a broadband third impedance transformer module 253 is added between the quadrature coupler module 24 and the final output, and the third impedance transformer module 253 is configured to convert the characteristic impedance of the quadrature coupler module 24 into 50 Ω.
Further, the power amplifier circuit module 23 includes an input match, a power amplifier transistor, and an output match, which are connected in sequence; the first power amplifier 32 is a class C power amplifier, and the second power amplifier 232 and the third power amplifier 235 are class AB power amplifiers.
Further, the non-equal input power divider module 1 adopts a non-equal branch line power divider, and the generated second path of signal is 3dB greater than the first path of signal, which is different from the traditional dual-input structure of LMBA, thereby reducing the complexity of the system.
Finally, the main path and the auxiliary path are connected through the orthogonal coupler module 24, and output from the 4 th port of the orthogonal coupler module 24, and output to the standard load of 50 Ω after passing through the third impedance converter module 253, so that the complete low-loss doherty efficiency enhanced load modulation balanced power amplifier architecture is built.
The technical principle of the low-loss doherty efficiency enhanced load modulation balanced power amplifier of the invention is explained as follows:
FIG. 2 shows a schematic diagram of a quadrature coupler module 24, I1、I2、I3And I4Equivalent currents for the 1 st, 2 nd, 3 rd and 4 th ports, respectively, of the quadrature coupler module 24; v1、V2、V3And V4Equivalent voltages for the 1 st, 2 nd, 3 rd and 4 th ports, respectively, of the quadrature coupler module 24; z0Is the characteristic impedance of the quadrature coupler module 24; j is the imaginary sign; the magnitude of the current flowing from the first power amplifier 32 is IC(ii) a The current flowing from the second power amplifier 232 is IAB(ii) a The phase difference between the current at the 3 rd port and the current at the 1 st port of the orthogonal coupler module 24 is Φ, and the scattering parameter matrix of the orthogonal coupler module 24:
then I1＝-jIAB、I2＝-IAB、I3＝-jICejΦ，
Then from the scattering parameter matrix of the quadrature coupler module 24 it can be derived that the impedance of the second amplifier transistor and the third amplifier transistor, respectively looking into port 1 and port 2 of the quadrature coupler module 24, is Z1And Z2：
From the impedance, voltage and current, the respective ports can be calculatedThe output power of the first amplifier transistor is PCOne path of output power of the second amplifier transistor is PAB1One path of output power of the third amplifier transistor is PAB2Their relationship is:
in the formula, Re is an operator of the real part. The equivalent current of the 4 th port of the orthogonal coupler module 24 is I according to the scattering parameter matrix4：
From which the total output P can be derivedoutThe relationship to the output of the three-way power amplifier transistor is as follows:
it can be seen that the outputs of the three-way power amplifier transistors can all be output to the 4 th port of the quadrature coupler module 24, theoretically without any loss.
The low-loss doherty efficiency enhanced load modulation balanced power amplifier framework presents different load modulation modes in a low-power signal stage before a back-off point and a high-power signal stage after the back-off point.
In the low power signal phase before the back-off point, the first power amplifier 32 is in class C, no signal amplification is performed, and is close to off state, so I3The output power of the whole power amplifier is completely provided by the balanced power amplifier circuit module 2, the characteristic impedance of the branch line orthogonal coupler module 24 adopted by the design is 20 omega, and the first impedance converterThe module 251 and the second impedance converter module 252 are quarter-wavelength impedance converters with characteristic impedance of 47 Ω, which convert the characteristic impedance of the quadrature coupler module 24 into a high-impedance state of 110 Ω, and then the high-impedance state is presented to the amplifier transistor through a matching network, so as to achieve the effect of early saturation of the power amplifier transistor, thereby greatly improving the efficiency of the back-off point, which is one of the principles of doherty power amplifiers.
In the high-power signal stage after the back-off point, the first power amplifier 32 operating in class C is gradually turned on to perform the power amplification function, and the load modulation effect of LMBA starts to be exhibited, at this time, the impedance of the 1 st port and the 2 nd port of the quadrature coupler module 24 relative to the second power amplifier 232 and the third power amplifier 235 will no longer be Z due to the load modulation function 020 Ω, and becomes:
as the control path signal power becomes larger, a power ratio factor α is defined:
the reflection coefficients ρ of the 1 st and 2 nd ports of the quadrature coupler module 24 at this time1And ρ2Same, both are reflection coefficients ρ:
from this we can derive the relationship between power ratio factor and reflection coefficient:
therefore, by reasonably setting the value of the power ratio factor alpha, the amplitude modulation function of the LMBA can be completedThe phase modulation function of the LMBA can be completed by reasonably setting the value of the phase difference Φ in the phase delay module 4. Finally, at the saturation point, the power ratio factor is set to be the ratio of the saturated output of the first power amplifier 32 to the saturated output of the second power amplifier 232, at this time, α is 0.686, and the phase delay module 4 is changed to enable the saturation state to reach the highest efficiency, so as to realize the load modulation function of the LMBA; load modulation by LMBA1And Z2The modulation is 62 Ω, and the modulation is converted into 35.5 Ω through the first impedance converter module 251 and the second impedance converter module 252, so that the power amplifier transistor can be changed from the pre-saturation state to the normal saturation state, and the doherty load modulation function is realized.
To sum up, the low-loss doherty efficiency enhanced load modulation balanced power amplifier of the present application has the following three advantages compared with the conventional load modulation balanced amplifier:
1) compared with the traditional coupler, the low-loss balanced power divider module improves the system bandwidth, reduces the transmission loss of the system and enables the difference value of two paths of phases of the balanced power amplifier in the bandwidth to be more stable and close to 90 degrees;
2) the non-equal input power divider module replaces the traditional LMBA double-input architecture, and the phase delay module is adjusted to achieve the load modulation effect of the LMBA, so that the complexity of the system is greatly reduced.
3) The efficiency improvement method of the doherty-like power amplifier is realized by adding the impedance converter, so that the efficiency of the load modulation balanced power amplifier in a backspacing range is improved, and the performance of the system is improved.
The design of the low-loss Doherty efficiency enhanced load modulation balanced power amplifier comprises the following steps:
s1, designing a low loss balanced power divider module, and adding a 90 ° phase delay module at one of the outputs, comparing it with the conventional coupler as shown in fig. 3 and 4. Within 3.2GHz-3.8GHz, the transmission loss is the difference value between the transmission coefficient and 3dB, the transmission loss is reduced from 1.1dB-0.1dB to 0.07dB-0.04dB, and the loss reduction effect is obvious; the phase loss is the difference value between the two paths of phase differences and the standard 90 degrees, and the phase loss is obviously reduced from minus 18.5 degrees to 11 degrees;
s2, designing a broadband 3dB quadrature coupler module for synthesizing signals of the main path and the auxiliary path and outputting a total signal, and adding a broadband second impedance transformer at a 4 th port of the coupler for converting the characteristic impedance of the coupler into 50 omega;
s3, designing a broadband balanced power amplifier circuit as a main circuit, wherein the AB class power amplifier transistor adopts 10W-CG2H40010F produced by CREE company, the drain voltage is set to 28V, the grid voltage is set to-2.8V, and on the basis, designing of an input matching circuit, an output matching circuit and a direct current bias circuit is carried out, the source impedance of the transistor is matched to 50 omega, and the optimal load impedance of the saturation point of the transistor is matched to 35.5 omega. The output end of one path of the second power amplifier is connected with the 1 st port of the designed orthogonal coupler, the output end of one path of the third power amplifier is connected with the 2 nd port of the designed orthogonal coupler, and the first impedance transformer is adjusted to complete the load modulation effect similar to a Doherty power amplifier;
s4, designing a control signal power amplification module as an auxiliary circuit, amplifying a proper control signal, wherein a C-type power amplifier transistor selects 10W-CG2H40010F produced by CREE company, the drain voltage is set to 28V, the gate voltage is set to-6.5V, designing an input matching circuit, an output matching circuit and a direct current bias circuit on the basis, matching the source impedance of the transistor to 50 omega, matching the optimal load impedance of the saturation point of the transistor to the characteristic impedance of the coupler to 20 omega, and connecting the optimal load impedance to the 3 rd port of the designed orthogonal coupler;
s5, designing a broadband non-equal input power divider module to divide the input signal into two parts, and generating a second signal which is more than the first path
The signal is 3dB greater;
s6, adjusting a phase delay module between the generated first path signal and the control signal power amplification module, optimizing the load modulation effect of the LMBA, and finally selecting a 160-degree phase delay module to enable the total effect to meet the design requirement;
according to the steps, a complete low-loss doherty efficiency enhanced load modulation balanced power amplifier can be designed, and the ideal efficiency curve of the balanced load modulation balanced power amplifier is obviously improved in efficiency compared with the traditional LMBA and traditional AB class power amplifier, as shown in fig. 5. The simulation result of a complete low-loss doherty efficiency-enhanced load modulation balanced power amplifier designed by ADS software based on the method of the invention is shown in FIG. 6, the efficiency when the power is backed off by 6dB is improved to 57% (the traditional AB class is generally about 35%, the traditional LMBA is generally about 51%), the saturation efficiency reaches 67%, and good efficiency improvement performance is shown.
Claims (9)
1. A low-loss Doherty efficiency enhanced load modulation balanced power amplifier is characterized in that: the power amplifier comprises a non-equal input power divider module (1), a balanced power amplifier circuit module (2), a control signal power amplification module (3) and a phase delay module (4);
the balanced power amplifier circuit module (2) is a main circuit and comprises a low-loss balanced power divider module (21), a second phase delay module (22), a power amplifier circuit module (23), an orthogonal coupler module (24), a first impedance converter module (251), a second impedance converter module (252) and a third impedance converter module (253); wherein the power amplifier circuit module (23) comprises a second input match (231), a second power amplifier (232), a second output match (233) and a third input match (234), a third power amplifier (235), a third output match (236);
the control signal power amplification module (3) is a secondary circuit and comprises a first input matching (31), a first power amplifier (32) and a first output matching (33);
the non-equal input power divider module (1) divides an input signal into two paths of signals, the first path of signals sequentially passes through a first input matching (31), a first power amplifier (32) and a first output matching end (33) of a control signal power amplification module (3) through a phase delay module (4), and then is output to a 3 rd input port of the orthogonal coupler module (24) through the first output matching end (33); a second path of signal enters a low-loss balanced power divider module (21) in the balanced power amplifier circuit module (2) and is divided into two paths of signals, wherein one path of signal sequentially passes through a second input matching (231) of the power amplifier circuit module (23), then passes through a second power amplifier (232), a second output matching end (233) and a first impedance converter module (251) to a 1 st input port of the orthogonal coupler module (24), and the other path of signal sequentially passes through a third input matching (234), a third power amplifier (235), a third output matching (236) and a second impedance converter module (252) of the power amplifier circuit module (23) to a 3 rd input port of the orthogonal coupler module (24) through a second phase delay module (22); the output of the quadrature coupler module (24) outputs a signal through a third impedance transformer module (253).
2. The low-loss doherty efficiency-enhanced load modulation balanced power amplifier according to claim 1, wherein the low-loss balanced power divider module (21) is configured to equally divide a signal into two identical signals, so as to replace an input coupler of a conventional balanced power amplifier.
3. The low-loss doherty-efficiency-enhanced load-modulation balanced power amplifier according to claim 1, wherein a first impedance transformer (251) and a second impedance transformer (252) are added between the power amplifier circuit module (23) and the quadrature coupler module (24), and the first impedance transformer module (251) and the second impedance transformer (252) are used for pre-saturating the second power amplifier (232) and the third power amplifier (235) before the back-off range.
4. The low-loss doherty-efficiency-enhanced load-modulation balanced power amplifier according to claim 1, wherein a broadband third impedance converter module (253) is added between the quadrature coupler module (24) and the final output, and the third impedance converter module (253) is used for converting the characteristic impedance of the quadrature coupler module (24) to 50 Ω.
5. The low-loss doherty efficiency-enhanced load modulation balanced power amplifier according to claim 1, wherein the low-loss balanced power divider module (21) employs an equally-divided-branch power divider.
6. The low-loss doherty-efficiency enhanced load modulation balanced power amplifier according to claim 1, wherein the power amplifier circuit block (23) comprises an input match, a power amplifier transistor and an output match connected in series; the first power amplifier (32) adopts a C-type power amplifier, and the second power amplifier (232) and the third power amplifier (235) adopt an AB-type power amplifier.
7. The low-loss doherty-efficiency-enhanced load modulation balanced power amplifier according to claim 1, wherein the non-equally-divided input power divider module (1) adopts a non-equally-divided branch power divider, and the generated second path of signal is 3dB larger than the first path of signal, which is different from a traditional LMBA dual-input structure, thereby reducing the complexity of the system.
8. The low-loss doherty-efficiency enhanced load modulation balanced power amplifier according to claim 1, wherein the quadrature coupler module (24) employs a 3dB quadrature branch line coupler.
9. A method for implementing a low-loss doherty-efficiency enhanced load modulation balanced power amplifier according to claim 1, wherein: the method comprises the following steps:
s1, designing a low-loss balanced power divider module, and adding a 90-degree phase delay module into one output end;
s2, designing a broadband 3dB orthogonal coupler module for synthesizing main and auxiliary signals and outputting a total signal, and adding a broadband second impedance converter at an output port of the orthogonal coupler module for converting the characteristic impedance of the coupler into 50 omega;
s3, designing a broadband balanced power amplifier circuit as a main circuit, wherein the output end of one path of the second power amplifier is connected with the 1 st input port of the designed orthogonal coupler, the output end of one path of the third power amplifier is connected with the 2 nd input port of the designed orthogonal coupler, and adjusting the first impedance converter to complete the load modulation effect similar to the Doherty power amplifier;
s4, designing a control signal power amplification module as an auxiliary path, amplifying a proper control signal, and connecting to the 3 rd input port of the designed orthogonal coupler;
s5, designing a broadband non-equal input power divider module, dividing an input signal into two parts of signals, and generating a second path of signal which is 3dB greater than a first path of signal;
and S6, adjusting a phase delay module between the generated first path signal and the control signal power amplification module, and optimizing the load modulation effect of the LMBA to enable the total effect to meet the design requirement.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111535206.0A CN114172462A (en) | 2021-12-15 | 2021-12-15 | Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111535206.0A CN114172462A (en) | 2021-12-15 | 2021-12-15 | Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114172462A true CN114172462A (en) | 2022-03-11 |
Family
ID=80486722
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111535206.0A Pending CN114172462A (en) | 2021-12-15 | 2021-12-15 | Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114172462A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115622507A (en) * | 2022-12-20 | 2023-01-17 | 华南理工大学 | Doherty power amplifier with high power back-off range |
| WO2024055632A1 (en) * | 2022-09-16 | 2024-03-21 | 成都通量科技有限公司 | Load-modulated balanced amplifier based on variable cross-coupled pair |
-
2021
- 2021-12-15 CN CN202111535206.0A patent/CN114172462A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024055632A1 (en) * | 2022-09-16 | 2024-03-21 | 成都通量科技有限公司 | Load-modulated balanced amplifier based on variable cross-coupled pair |
| CN115622507A (en) * | 2022-12-20 | 2023-01-17 | 华南理工大学 | Doherty power amplifier with high power back-off range |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114172462A (en) | Low-loss Doherty efficiency enhanced load modulation balanced power amplifier and implementation method thereof | |
| CN106411275B (en) | Improve the three tunnel Doherty power amplifiers and implementation method of bandwidth | |
| CN116470863A (en) | Back-matching broadband large-rollback dynamic range load modulation balance power amplifier | |
| Sun et al. | Broadband three-stage pseudoload modulated balanced amplifier with power back-off efficiency enhancement | |
| Shen et al. | A fully-integrated digital-intensive polar Doherty transmitter | |
| CN108134580B (en) | Dual-frequency three-way Doherty power amplifier shared by carrier power amplifiers | |
| WO2015055242A1 (en) | Amplifier apparatus and method | |
| Chaudhry et al. | A load modulated balanced amplifier with linear gain response and wide high-efficiency output power back-off region | |
| Cho et al. | Ka-band CMOS power amplifier based on transmission line transformers with single-ended Doherty network | |
| CN112367053A (en) | Terahertz frequency band stepped bias multi-combination power amplifier | |
| Yang et al. | 26.5 A watt-level quadrature switched/floated-capacitor power amplifier with back-off efficiency enhancement in complex domain using reconfigurable self-coupling canceling transformer | |
| CN210053382U (en) | Continuous inverse F-class and J-class mixed broadband Doherty power amplifier | |
| Zhang et al. | A broadband Doherty-like power amplifier with large power back-off range | |
| Xia et al. | Design of a 12dB back-off asymmetric Doherty power amplifier using reactive output impedance | |
| Zhang et al. | 60-GHz CMOS current-combining PA with adaptive back-off PAE enhancement | |
| Qian et al. | A quadrature digital power amplifier with hybrid Doherty and impedance boosting for efficiency enhancement in complex domain | |
| CN112019169A (en) | Broadband high-gain Doherty power amplifier and implementation method thereof | |
| EP2888814A1 (en) | High efficiency power amplifier architecture for off-peak traffic hours | |
| CN114400975B (en) | Power amplification circuit based on envelope tracking technology and design method | |
| Xie et al. | A Ka-Band Watt-Level High-Efficiency Doherty Amplifier MMIC in 90-nm GaAs Technology | |
| Yang et al. | Watt-level triple-mode quadrature SFCPA with 56 peaks for ultra-deep PBO efficiency enhancement using IQ intrinsic interaction and adaptive phase compensation | |
| WO2021104311A1 (en) | Power amplifier combining device and power amplifier circuit | |
| Li et al. | Design of broadband Doherty power amplifier with extended efficiency range employing asymmetric structure | |
| Chen et al. | Design of dual-band chireix outphasing power amplifier | |
| Liu et al. | Bandwidth enhancement of three-device Doherty power amplifier based on symmetric devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |