CN114157137B - Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion - Google Patents

Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion Download PDF

Info

Publication number
CN114157137B
CN114157137B CN202111167487.9A CN202111167487A CN114157137B CN 114157137 B CN114157137 B CN 114157137B CN 202111167487 A CN202111167487 A CN 202111167487A CN 114157137 B CN114157137 B CN 114157137B
Authority
CN
China
Prior art keywords
auxiliary
time
switch
current
point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111167487.9A
Other languages
Chinese (zh)
Other versions
CN114157137A (en
Inventor
禹健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanxi University
Original Assignee
Shanxi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanxi University filed Critical Shanxi University
Priority to CN202111167487.9A priority Critical patent/CN114157137B/en
Publication of CN114157137A publication Critical patent/CN114157137A/en
Application granted granted Critical
Publication of CN114157137B publication Critical patent/CN114157137B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/42Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208Arrangements for improving power factor of AC input
    • H02M1/4225Arrangements for improving power factor of AC input using a non-isolated boost converter
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/42Circuits or arrangements for compensating for or adjusting power factor in converters or inverters
    • H02M1/4208Arrangements for improving power factor of AC input
    • H02M1/4241Arrangements for improving power factor of AC input using a resonant converter
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The invention discloses an equivalent capacitive voltage division soft switching inverter with inner and outer rings for cooperation auxiliary current conversion, which can realize ZVS conduction of a main loop switch and ZCS conduction of an auxiliary loop switch. Auxiliary commutation is realized through cooperation of the inner ring and the outer ring, and the number of the conducted auxiliary switching tubes is controlled within two. The charge balance keeps the capacitive division point in a constant voltage state. The efficiency and the power density are effectively improved, and the cost and the EMI are reduced.

Description

Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion
Technical Field
The invention relates to the technical field of power electronic converter, in particular to an equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings for cooperation auxiliary converter.
Background
Power factor correction PFC is typically used to increase the power factor PF and reduce total harmonic distortion. In many PFC circuits, boost converters are widely used due to their simple structure, continuous input current and strong uniformity of characteristics. The bridge-free Boost PFC reduces the conduction loss by reducing the number of semiconductor devices on a working loop, thereby achieving the purpose of improving the efficiency. However, the problem of switching loss in the bridgeless PFC is remarkable, and when the switching frequency is increased, the switching loss in the circuit is increased, and especially when the circuit is operated in CCM, the reverse recovery current of the freewheeling diode increases the turn-on loss of the switching tube. The high switching frequency operation is realized, the topology structure and the control scheme of the auxiliary converter soft switching converter do not influence the working mode of the original main loop while optimizing parameters, and the switching loss is reduced without increasing the switching stress.
Divan proposed in 1989 the first modern soft switching converter: an active clamp resonance type DC-Link inverter AC-RDCL. The auxiliary resonant commutated pole converter ARCP was proposed by de Doncker in 1990. In the ARCP inverter initially proposed, the commutation current pulse is generated by an auxiliary circuit consisting of a DC-link DC bus capacitor, a bi-directional switch and a resonant inductor, i.e. capacitive voltage division is used. The topology structure is simple, and parameters such as efficiency, output power, power density and the like are improved.
However, the technical bottleneck is always that the charge of the capacitive voltage division point in the direct current link is unbalanced, the voltage is unstable, and the application of low output frequency is particularly prominent. A complex detection and delay control circuit is needed, and energy storage before the current conversion of the current conversion inductor is controlled according to the voltage of the voltage division point and the load current.
The inverter with inductance voltage division can keep the voltage of the voltage division point stable, and control is simplified. The coupling inductance voltage division type topology comprises a series voltage division type and a parallel voltage division type. Typically a zero voltage switching ZVT inverter with one resonant pole having two coupled inductors. The auxiliary circuit adopts a transformer with saturated iron core and works at zero load frequency. Various inverters based on ZVT-2CI have peak efficiency as high as 99%. The problem with inductive voltage-dividing inverters is the unidirectional reset of the excitation current relative to capacitive voltage-dividing inverters. The transformer core cannot be reset in one switching period, the selected transformer core is large in size, and two sets of auxiliary circuits are needed to realize auxiliary current conversion of the main switch under bidirectional current output; and the auxiliary converter diode has no clamping measure, and the overcharging ringing causes high voltage stress and EMI.
Disclosure of Invention
In order to solve the defects and shortcomings in the prior art, the invention provides the equivalent capacitive voltage-dividing soft switching inverter with the inner and outer rings for cooperation auxiliary current conversion, which realizes zero-voltage switching on of a main switch, effectively improves efficiency and power density, and reduces cost and EMI.
The technical scheme adopted for solving the technical problems is as follows: the utility model provides an inside and outside ring cooperation assists equivalent capacitance partial pressure soft switching dc-to-ac converter of converting, includes: first main switching tube S 1 Second main switching tube S 2 Third main switching tube S 3 Fourth main switching tube S 4 Flying capacitor C F Main loop DC bus capacitor C B DC bus capacitor C of first auxiliary loop aB1 DC bus capacitor C of second auxiliary circuit aB2 First auxiliary capacitor C a1 A second auxiliary capacitor C a2 A third auxiliary capacitor C a3 First auxiliary diode D a1 Second auxiliary diode D a2 Third auxiliary diode D a3 Fourth auxiliary diode D a4 First auxiliary switch tube S a1 Second auxiliary switch tube S a2 Third auxiliary switch tube S a3 Fourth auxiliary switching tube S a4 Fifth auxiliary switch tube S a5 Sixth auxiliary switching tube S a6 Seventh auxiliary switching tube S a7 Eighth auxiliary switch tube S a8 Filter inductance L in Input power V in First auxiliary commutation inductance L r1 Second auxiliary commutation inductance L r2 Third auxiliary converter inductor L r3
Wherein the first main switching tube S 1 Source electrode of (a) and second main switching tube S 2 The drain electrode of (a) is connected with the point a, the third main switch tube S 3 Source electrode of (d) and fourth main switching tube S 4 The drain electrode of (a) is connected with the point b, and a second main switch tube S 2 Source electrode of (c) and third main switching tube S 3 Is connected with the drain electrode of the capacitor C at the point O F One end of the cable is connected with the point a, and the other end of the cable is connected with the point b;
fifth auxiliary switching tube S a5 Emitter and sixth auxiliary switching tube S a6 The collector of (a) is connected to the point i, and a seventh auxiliary switching tube S a7 Emitter and eighth auxiliary switching tube S a8 The collector of (a) is connected to the point k, a sixth auxiliary switching tube S a6 Emitter and seventh auxiliary switching tube S a7 The collector of (C) is connected to the point j, the third auxiliary capacitor C a3 Is connected between the point i and the point k; third auxiliary commutation inductance L r3 The connection is between the j point and the O point; s is S a5 Is connected to the point a; s is S a8 The emitter of (a) is connected to the point b;
first auxiliary diode D a1 Anode of (D) and second auxiliary diode D a2 Is connected to the point c, the second auxiliary diode D a2 Positive electrode of (a) and first auxiliary switch tube S a1 The collector of (a) is connected to the point d, the first auxiliary switching tube S a1 Emitter of (c) and second auxiliary switching tube S a2 The collector of (C) is connected to point e, the first auxiliary capacitor C a1 A first auxiliary circuit DC bus capacitor C connected between the point C and the point e aB1 Is connected to the first auxiliary diode D a1 The other end is connected with a second auxiliary switch tube S a2 An emitter of (a);
third auxiliary switching tube S a3 Emitter and fourth auxiliary switching tube S a4 The collector of (a) is connected with the point f, and a fourth auxiliary switching tube S a4 Emitter of (D) and third auxiliary diode D a3 Is connected to the g point, a third auxiliary diodeD a3 Anode of (D) and fourth auxiliary diode D a4 A second auxiliary capacitor C connected to the negative electrode of the capacitor C at the point h a2 A second auxiliary circuit DC bus capacitor C connected between the f point and the h point aB2 One end of (a) is connected to the third auxiliary switch tube S a3 The other end is connected to the fourth auxiliary diode D a4 Is a positive electrode of (a);
first auxiliary commutation inductance L r1 A second auxiliary converter inductance L connected between the point d and the point a r2 Is connected between the point g and the point b; filter inductance L in One end is connected with the O point, and the other end is connected with the input power V in Is a positive electrode of (a);
first main switch S 1 Drain electrode of (D), first auxiliary diode D a1 Negative electrode of (C) and main circuit DC bus capacitor B A fourth main switch S connected with the positive electrode of the transistor 4 Source of (D) fourth auxiliary diode D a4 Positive electrode of (a), input power V in Negative electrode of (C) and main circuit DC bus capacitor B Is connected with the negative electrode of the battery;
setting i load For flowing through the filter inductance L in Instantaneous current of I load For flowing through the filter inductance L in Average current of (2); c (C) 1 -C 4 Main switch S 1 -S 4 Equivalent parallel capacitors of (a), the capacitance values are all C m-oss ;C a1 -C a8 Is an auxiliary switch S a1 -S a8 Equivalent parallel capacitors of (a), the capacitance values are all C a-oss The method comprises the steps of carrying out a first treatment on the surface of the Commutating resonance current I r The definition is as follows: converter resonant inductance L r Maximum current passing through the filter inductor L in Current I in (a) load Taking into account the difference between the requirements of the ZVS on-time of the main switch requiring commutation and i load Determining a measurement error; i.e load From input power V in The positive inflow O point is defined as positive; auxiliary commutation inductance L r1 Auxiliary commutation inductance L r2 And an auxiliary commutation inductance L r3 The inductance values of (2) are L r The method comprises the steps of carrying out a first treatment on the surface of the Through auxiliary commutation inductance L r1 The current of (2) is i Lr1 Through the auxiliary commutation inductance L r2 The current of (2) is i Lr2 Through the auxiliary commutation inductance L r3 The current of (2) is i Lr3
The working flow and switching time interval of the inverter circuit are as follows:
the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
t 0 at the moment, the auxiliary switch S is turned on a1 Delay D A1 After that, turn off S 1
Turn off S 1 Delay D A2 Open S 4
S 4 Keep open, D A3 After that, the auxiliary switch S is turned off a1 The main switch S is turned off 4
Disconnect S a1 And S is 4 Delay D A4 Switch on main switch S 1
T Δ1 And T Δ2 Control by the main loop SPWM;
S 1 keep on, delay D A5 Switch on auxiliary switch S a5 And S is a7
D A5 =τ
τ is controlled by the main loop SPWM;
S a5 and S is a7 Keep on, delay D A6 The main switch S is turned off 2
Switch off the main switch S 2 Delay D A7 Switch on main switch S 3
S 3 Keep on, delay D A8 The auxiliary switch S is turned off a5 And S is a7 The main switch S is turned off 3
Disconnect S a5 And S is 3 Delay D A9 Switch on main switch S 2
T Δ3 And T Δ4 Control by the main loop SPWM;
S 2 keep on, delay D A10 Switch on auxiliary switch S a2
D A10 =τ
τ is controlled by the main loop SPWM;
S a2 keep on, delay D A11 Turn off S 1
Turn off S 1 After that, prolongLate D A12 After that, the main switch S is turned on 4
S 4 Keep on, delay D A13 The auxiliary switch S is turned off a1 And S is a2 The main switch S is turned off 4
T Δ5 Control by the main loop SPWM;
turn off S 4 Delay D A14 Switch on main switch S 1
T Δ6 Control by the main loop SPWM;
S 1 keep on, delay D A15 Switch on auxiliary switch S a5 And S is a7
D A15 =τ
τ is controlled by the main loop SPWM;
S a5 and S is a7 Keep on, delay D A16 The main switch S is turned off 1
Turn off S 1 Delay D A17 Switch on main switch S 3
S 3 Keep on, delay D A18 Opening the auxiliary switch S a5 And S is a7 The main switch S is opened 3
Auxiliary switch S a5 And S is a7 Turn off, main switch S 3 Turn off, delay D A19 Switch on main switch S 2 Returning to mode 1;
the circuit operation process is divided into the following 20 modes, and each mode operation process is as follows:
mode 1, t<t 0 : the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
mode 2, t 0 -t 1 :t 0 At the moment, the auxiliary switch S is turned on a1 Auxiliary diode D a1 Natural conduction, current-converting inductance i Lr1 Linear increase from zero; t is t A Time, i Lr1 The value of (t) reaches I load ;t 1 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 0 From time to t 1 Time between momentsSegment T 0-1 The method comprises the following steps:
mode 3, t 1 -t 2 :t 1 At the moment, turn off S 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 2 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 1 From time to t 2 Time period T between moments 1-2 The method comprises the following steps:
mode 4, t 2 -t 3 :t 2 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 The current in (1) starts to decrease linearly, t B At the moment, the main loop switch S is turned on 4 ,t C Time, L r1 The current in (1) is linearly reduced to I load ;t 3 Time, L r1 The current in (2) decreases linearly to 0;
S 4 the ZVS on allowed period of time t 2 To t C Time period T between 2-C
Wherein t is 2 From time to t 3 Time period T between moments 2-3 The method comprises the following steps:
T 2-3 =T 0-1
mode 5, t 3 -t 4 :t 3 Time of day, auxiliary switching tube S a1 Disconnection at T Δ1 Before, the fourth auxiliary switch tube S is turned off at any time a1 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ1 Controlled by SPWM (sinusoidal pulse Width modulation); the current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 3 From time to t 4 Time period T between moments 3-4 The method comprises the following steps:
T 3-4 =T Δ1
mode 6, t 4 -t 5 :t 4 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 5 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ2 A time period, which is controlled by SPWM and is used for switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 4 From time to t 5 Time period T between moments 4-5 The method comprises the following steps:
mode 7,t 5 -t 6 :t 5 +T Δ2 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t D Time, i Lr3 The value of (t) reaches I load ;t 6 At time instant, the commutation inductance current i Lr (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 5 From time to t 6 Time period T between moments 5-6 The method comprises the following steps:
mode 8,t 6 -t 7 :t 6 At the moment, the main switch S is turned off 2 Q point potential drops, main switch S 2 Equivalent parallel capacitance C of (2) 2 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 2 Charging pair C 3 Discharging; t is t 7 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 6 From time to t 7 Time period T between moments 6-7 The method comprises the following steps:
mode 9, t 7 -t 8 :t 7 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t E At the moment, the main loop switch S is turned on 3 ,t F Time, L r3 The current in (1) is linearly reduced to I load ;t 8 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 7 To t F Time period T between 7-F
Wherein t is 7 From time to t 8 Time period T between moments 7-8 The method comprises the following steps:
mode 10, t 8 -t 9 :t 8 Time of day, auxiliary switching tube S a7 Disconnection at T Δ3 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ3 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop;
wherein t is 8 From time to t 9 Time period T between moments 8-9 The method comprises the following steps:
T 8-9 =T Δ3
modes 11, t 9 -t 10 :t 9 At the moment, the main switching tube S is turned off 3 The potential at the point Q starts to rise; t is t 10 At the moment, the potential at the point Q rises toMain switch tube S 2 Natural conduction, delay T Δ4 A period of time controlled by SPWM and switching on the main switching tube S 2 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 9 From time to t 10 Time period T between moments 9-10 The method comprises the following steps:
mode 12, t 10 -t 11 :t 10 +T Δ4 At +τ, turn on the auxiliaryAuxiliary switch S a2 Auxiliary diode D a2 Natural conduction, current-converting inductance i Lr1 Linear increase from zero; t is t G Time, i Lr1 The value of (t) reaches I load ;t 11 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 10 From time to t 11 Time period T between moments 10-11 The method comprises the following steps:
modes 13, t 11 -t 12 :t 11 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 12 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 11 From time to t 12 Time period T between moments 11-12 The method comprises the following steps:
modes 14, t 12 -t 13 :t 12 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 The current in (1) starts to decrease linearly, t H At the moment, the main loop switch S is turned on 4 ,t I Time, L r1 The current in (1) is linearly reduced to I load ;t 13 Time, L r1 The current in (a) is linearly reduced to 0, and the auxiliary diode D a2 Disconnecting;
S 4 the ZVS on allowed period of time is:
wherein t is 12 From time to t 13 Time period T between moments 12-13 The method comprises the following steps:
pattern 15, t 13 -t 14 :t 13 Time of day, auxiliary switching tube S a1 And S is a2 Is naturally disconnected, auxiliary switching tube S a1 Is naturally conducted by the anti-parallel diode of C aB1 The charges on the two electrodes are kept balanced, and the charges flowing out of the previous mode are reflowed;
mode 15+: t is t 14 At the moment, the auxiliary switching tube S is turned off a1 And S is a2 The method comprises the steps of carrying out a first treatment on the surface of the The current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 13 From time to t 14 Time period T between moments 13-14 The method comprises the following steps:
T 13-14 =T Δ5
T Δ5 controlled by SPWM;
modes 16, t 14 -t 15 :t 14 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 16 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ6 A period of time controlled by SPWM and switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 14 From time to t 15 Time period T between moments 14-15 The method comprises the following steps:
modes 17, t 15 -t 16 :t 15 +T Δ6 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t J Time, i Lr3 The value of (t) reaches I load ;t 16 At time instant, the commutation inductance current i Lr (t) size and filter inductanceL in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 15 From time to t 16 Time period T between moments 15-16 The method comprises the following steps:
modes 18, t 16 -t 17 :t 16 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 1 Charging pair C 3 Discharging; t is t 17 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 16 From time to t 17 Time period T between moments 16-17 The method comprises the following steps:
modes 19, t 17 -t 18 :t 17 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t K At the moment, the main loop switch S is turned on 3 ,t L Time, L r3 The current in (1) is linearly reduced to I load ;t 18 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 18 To t L Time period T between 18-L
Wherein t is 17 From time to t 18 Time period T between moments 17-18 The method comprises the following steps:
modes 20, t 18 -t 19 :t 18 Time of day, auxiliary switching tube S a7 Disconnection at T Δ7 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ7 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop; t is t 19 At the moment, the main switch S is turned off 3 The method comprises the steps of carrying out a first treatment on the surface of the Wherein t is 18 From time to t 19 Time period T between moments 18-19 The method comprises the following steps:
T 18-19 =T Δ7
delay time is greater thanTime period, turn on main switch S 2 Then return to mode 1.
Compared with the prior art, the equivalent capacitive voltage division soft switching inverter with the inner ring and the outer ring cooperated with auxiliary current conversion can realize ZVS conduction of a main loop switch and ZCS conduction of an auxiliary loop switch. Auxiliary commutation is realized through cooperation of the inner ring and the outer ring, and the number of the conducted auxiliary switching tubes is controlled within two. The charge balance keeps the capacitive division point in a constant voltage state. The efficiency and the power density are effectively improved, and the cost and the EMI are reduced.
Drawings
The invention will be further described with reference to the accompanying drawings and examples, in which:
fig. 1 is a schematic circuit structure diagram of an equivalent capacitive voltage division soft switching inverter with inner and outer rings cooperating to assist in commutation.
Fig. 2 is a schematic diagram of circuit connection of each mode of operation of the equivalent capacitive voltage division soft switching inverter with inner and outer ring cooperation auxiliary commutation provided by the invention.
Fig. 3 is a schematic diagram of driving pulse signals and node voltage waveforms of each switching tube in the equivalent capacitive voltage division soft switching inverter with inner and outer ring cooperation auxiliary commutation.
Fig. 4 is a schematic diagram of phase plane analysis of a PWM switching period in an equivalent capacitive voltage division soft switching inverter with inner and outer loop cooperation auxiliary commutation provided by the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention will be further described in detail with reference to the accompanying drawings and examples. It should be understood that the detailed description and specific examples, while indicating the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments of the invention without making any inventive effort, will fall within the scope of the invention.
As shown in fig. 1, the present invention provides an equivalent capacitive voltage division soft switching inverter for auxiliary commutation by inner and outer loop cooperation, comprising: first main switching tube S 1 Second main switching tube S 2 Third main switching tube S 3 Fourth main switching tube S 4 Flying capacitor C F Main loop DC bus capacitor C B DC bus capacitor C of first auxiliary loop aB1 DC bus capacitor C of second auxiliary circuit aB2 First auxiliary capacitor C a1 A second auxiliary capacitor C a2 A third auxiliary capacitor C a3 First auxiliary diode D a1 Second auxiliary diode D a2 Third auxiliary diode D a3 Fourth auxiliary diode D a4 First auxiliary switch tube S a1 Second auxiliary switch tube S a2 Third auxiliary switch tube S a3 Fourth auxiliary switching tube S a4 Fifth auxiliary switch tube S a5 Sixth auxiliary switching tube S a6 Seventh auxiliary switching tube S a7 Eighth auxiliary switch tube S a8 Filter inductance L in Input power V in First auxiliary commutation inductance L r1 Second auxiliary commutation inductance L r2 Third auxiliary converter inductor L r3
Wherein the first main switching tube S 1 Source electrode of (a) and second main switching tube S 2 The drain electrode of (a) is connected with the point a, the third main switch tube S 3 Source electrode of (d) and fourth main switching tube S 4 The drain electrode of (a) is connected with the point b, and a second main switch tube S 2 Source electrode of (c) and third main switching tube S 3 Is connected with the drain electrode of the capacitor C at the point O F One end of the cable is connected with the point a, and the other end of the cable is connected with the point b;
fifth auxiliary switching tube S a5 Emitter and sixth auxiliary switching tube S a6 Is connected to the point i of the collector,seventh auxiliary switching tube S a7 Emitter and eighth auxiliary switching tube S a8 The collector of (a) is connected to the point k, a sixth auxiliary switching tube S a6 Emitter and seventh auxiliary switching tube S a7 The collector of (C) is connected to the point j, the third auxiliary capacitor C a3 Is connected between the point i and the point k; third auxiliary commutation inductance L r3 The connection is between the j point and the O point; s is S a5 Is connected to the point a; s is S a8 The emitter of (a) is connected to the point b;
first auxiliary diode D a1 Anode of (D) and second auxiliary diode D a2 Is connected to the point c, the second auxiliary diode D a2 Positive electrode of (a) and first auxiliary switch tube S a1 The collector of (a) is connected to the point d, the first auxiliary switching tube S a1 Emitter of (c) and second auxiliary switching tube S a2 The collector of (C) is connected to point e, the first auxiliary capacitor C a1 A first auxiliary circuit DC bus capacitor C connected between the point C and the point e aB1 Is connected to the first auxiliary diode D a1 The other end is connected with a second auxiliary switch tube S a2 An emitter of (a);
third auxiliary switching tube S a3 Emitter and fourth auxiliary switching tube S a4 The collector of (a) is connected with the point f, and a fourth auxiliary switching tube S a4 Emitter of (D) and third auxiliary diode D a3 Is connected to the g point, a third auxiliary diode D a3 Anode of (D) and fourth auxiliary diode D a4 A second auxiliary capacitor C connected to the negative electrode of the capacitor C at the point h a2 A second auxiliary circuit DC bus capacitor C connected between the f point and the h point aB2 One end of (a) is connected to the third auxiliary switch tube S a3 The other end is connected to the fourth auxiliary diode D a4 Is a positive electrode of (a);
first auxiliary commutation inductance L r1 A second auxiliary converter inductance L connected between the point d and the point a r2 Is connected between the point g and the point b; filter inductance L in One end is connected with the O point, and the other end is connected with the input power V in Is a positive electrode of (a);
first main switch S 1 Drain electrode of (D), first auxiliary diode D a1 Is a negative electrode of (a)With main circuit DC bus capacitor C B A fourth main switch S connected with the positive electrode of the transistor 4 Source of (D) fourth auxiliary diode D a4 Positive electrode of (a), input power V in Negative electrode of (C) and main circuit DC bus capacitor B Is connected with the negative electrode of the battery;
setting i load For flowing through the filter inductance L in Instantaneous current of I load For flowing through the filter inductance L in Average current of (2); c (C) 1 -C 4 Main switch S 1 -S 4 Equivalent parallel capacitors of (a), the capacitance values are all C m-oss ;C a1 -C a8 Is an auxiliary switch S a1 -S a8 Equivalent parallel capacitors of (a), the capacitance values are all C a-oss The method comprises the steps of carrying out a first treatment on the surface of the Commutating resonance current I r The definition is as follows: converter resonant inductance L r Maximum current passing through the filter inductor L in Current I in (a) load Taking into account the difference between the requirements of the ZVS on-time of the main switch requiring commutation and i load Determining a measurement error; i.e load From input power V in The positive inflow O point is defined as positive; auxiliary commutation inductance L r1 Auxiliary commutation inductance L r2 And an auxiliary commutation inductance L r3 The inductance values of (2) are L r The method comprises the steps of carrying out a first treatment on the surface of the Through auxiliary commutation inductance L r1 The current of (2) is i Lr1 Through the auxiliary commutation inductance L r2 The current of (2) is i Lr2 Through the auxiliary commutation inductance L r3 The current of (2) is i Lr3 . The waveforms of the driving pulse signals and the node voltage of each switching tube in the inverter are schematically shown in fig. 3.
Specific elements and parameters are shown in table 1:
/>
TABLE 1 specific elements and parameter Table
The working flow and switching time interval of the inverter circuit are as follows:
the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
t 0 at the moment, the auxiliary switch S is turned on a1 Delay D A1 After that, turn off S 1
Turn off S 1 Delay D A2 Open S 4
S 4 Keep open, D A3 After that, the auxiliary switch S is turned off a1 The main switch S is turned off 4
Disconnect S a1 And S is 4 Delay D A4 Switch on main switch S 1
T Δ1 And T Δ2 Control by the main loop SPWM;
S 1 keep on, delay D A5 Switch on auxiliary switch S a5 And S is a7
D A5 =τ
τ is controlled by the main loop SPWM; a schematic diagram of PWM switching cycle phase plane analysis is shown in fig. 4.
S a5 And S is a7 Keep on, delay D A6 The main switch S is turned off 2
Switch off the main switch S 2 Delay D A7 Switch on main switch S 3
S 3 Keep on, delay D A8 The auxiliary switch S is turned off a5 And S is a7 The main switch S is turned off 3
Disconnect S a5 And S is 3 Delay D A9 Switch on main switch S 2
T Δ3 And T Δ4 Control by the main loop SPWM;
S 2 keep on, delay D A10 Switch on auxiliary switch S a2
D A10 =τ
τ is controlled by the main loop SPWM;
S a2 keep on, delay D A11 Turn off S 1
Turn off S 1 Delay D A12 After that, the main switch S is turned on 4
S 4 Keep on, delay D A13 The auxiliary switch S is turned off a1 And S is a2 The main switch S is turned off 4
T Δ5 Control by the main loop SPWM;
turn off S 4 Delay D A14 Switch on main switch S 1
T Δ6 Control by the main loop SPWM;
S 1 keep on, delay D A15 Switch on auxiliary switch S a5 And S is a7
D A15 =τ
τ is controlled by the main loop SPWM;
S a5 and S is a7 Keep on, delay D A16 The main switch S is turned off 1
Turn off S 1 Delay D A17 Switch on main switch S 3
S 3 Keep on, delay D A18 Opening the auxiliary switch S a5 And S is a7 The main switch S is opened 3
Auxiliary switch S a5 And S is a7 Turn off, main switch S 3 Turn off, delay D A19 Switch on main switch S 2 Returning to mode 1;
the circuit operation process is divided into the following 20 modes, and each mode operation process is as follows:
as shown in fig. 2, the circuit operates in modes 1, t<t 0 : the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
as shown in fig. 2, the circuit operates in modes 2, t 0 -t 1 :t 0 At the moment, the auxiliary switch S is turned on a1 Auxiliary diode D a1 Natural conduction, current-converting inductance i Lr1 Linear increase from zero; t is t A Time, i Lr1 The value of (t) reaches I load ;t 1 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
/>
wherein t is 0 From time to t 1 Time period T between moments 0-1 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 3, t 1 -t 2 :t 1 At the moment, turn off S 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 2 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein t is 1 From time to t 2 Time period T between moments 1-2 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 4, t 2 -t 3 :t 2 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 The current in (1) starts to decrease linearly, t B At the moment, the main loop switch S is turned on 4 ,t C Time, L r1 The current in (1) is linearly reduced to I load ;t 3 Time, L r1 The current in (2) decreases linearly to 0;
S 4 ZVS on (v 2)The allowed time period is t 2 To t C Time period T between 2-C
Wherein t is 2 From time to t 3 Time period T between moments 2-3 The method comprises the following steps:
T 2-3 =T 0-1
as shown in fig. 2, the circuit operates in modes 5, t 3 -t 4 :t 3 Time of day, auxiliary switching tube S a1 Disconnection at T Δ1 Before, the fourth auxiliary switch tube S is turned off at any time a1 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ1 Controlled by SPWM (sinusoidal pulse Width modulation); the current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 3 From time to t 4 Time period T between moments 3-4 The method comprises the following steps:
T 3-4 =T Δ1
as shown in fig. 2, the circuit operates in modes 6, t 4 -t 5 :t 4 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 5 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ2 A time period, which is controlled by SPWM and is used for switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Constituent returnCirculating in a road;
wherein t is 4 From time to t 5 Time period T between moments 4-5 The method comprises the following steps:
as shown in fig. 2, the circuit operates in mode 7,t 5 -t 6 :t 5 +T Δ2 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t D Time, i Lr3 The value of (t) reaches I load ;t 6 At time instant, the commutation inductance current i Lr (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 5 From time to t 6 Time period T between moments 5-6 The method comprises the following steps:
as shown in fig. 2, the circuit operates in mode 8,t 6 -t 7 :t 6 At the moment, the main switch S is turned off 2 Q point potential drops, main switch S 2 Equivalent parallel capacitance C of (2) 2 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 2 Charging pair C 3 Discharging; t is t 7 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein t is 6 From time to t 7 Time period T between moments 6-7 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 9, t 7 -t 8 :t 7 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t E At the moment, the main loop switch S is turned on 3 ,t F Time, L r3 The current in (1) is linearly reduced to I load ;t 8 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 7 To t F Time period T between 7-F
Wherein t is 7 From time to t 8 Time period T between moments 7-8 The method comprises the following steps:
as shown in FIG. 2, the circuit operates in modes 10, t 8 -t 9 :t 8 Time of day, auxiliary switching tube S a7 Disconnection at T Δ3 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ3 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop;
wherein t is 8 From time to t 9 Time period T between moments 8-9 The method comprises the following steps:
T 8-9 =T Δ3
as shown in FIG. 2, the circuit operates in modes 11, t 9 -t 10 :t 9 At the moment, the main switching tube S is turned off 3 The potential at the point Q starts to rise; t is t 10 At the moment, the potential at the point Q rises toMain switch tube S 2 Natural conduction, delay T Δ4 A period of time controlled by SPWM and switching on the main switching tube S 2 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 9 From time to t 10 Time period T between moments 9-10 The method comprises the following steps:
as shown in FIG. 2, the circuit operates in modes 12, t 10 -t 11 :t 10 +T Δ4 At +τ, the auxiliary switch S is turned on a2 Auxiliary diode D a2 Natural conduction, current-converting inductance i Lr1 Linear increase from zero; t is t G Time, i Lr1 The value of (t) reaches I load ;t 11 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 10 From time to t 11 Time period T between moments 10-11 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 13, t 11 -t 12 :t 11 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 12 At the moment, the potential of the point Q reaches 0; the time domain expression of the commutation inductance current is:
/>
wherein t is 11 From time to t 12 Time period T between moments 11-12 The method comprises the following steps:
as shown in FIG. 2, the circuit operates in modes 14, t 12 -t 13 :t 12 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 The current in (1) starts to decrease linearly, t H At the moment, the main loop switch S is turned on 4 ,t I Time, L r1 The current in (1) is linearly reduced to I load ;t 13 Time, L r1 The current in (a) is linearly reduced to 0, and the auxiliary diode D a2 Disconnecting;
S 4 the ZVS on allowed period of time is:
wherein t is 12 From time to t 13 Time period T between moments 12-13 The method comprises the following steps:
as shown in the figure2, the circuit operates in modes 15, t 13 -t 14 :t 13 Time of day, auxiliary switching tube S a1 And S is a2 Is naturally disconnected, auxiliary switching tube S a1 Is naturally conducted by the anti-parallel diode of C aB1 The charges on the two electrodes are kept balanced, and the charges flowing out of the previous mode are reflowed;
as shown in fig. 2, the circuit operates in mode 15+: t is t 14 At the moment, the auxiliary switching tube S is turned off a1 And S is a2 The method comprises the steps of carrying out a first treatment on the surface of the The current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 13 From time to t 14 Time period T between moments 13-14 The method comprises the following steps:
T 13-14 =T Δ5
T Δ5 controlled by SPWM;
as shown in FIG. 2, the circuit operates in modes 16, t 14 -t 15 :t 14 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 16 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ6 A period of time controlled by SPWM and switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 14 From time to t 15 Time period T between moments 14-15 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 17, t 15 -t 16 :t 15 +T Δ6 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t J Time, i Lr3 The value of (t) reaches I load ;t 16 At time instant, the commutation inductance current i Lr (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 15 From time to t 16 Time period T between moments 15-16 The method comprises the following steps:
as shown in FIG. 2, the circuit operates in modes 18, t 16 -t 17 :t 16 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 1 Charging pair C 3 Discharging; t is t 17 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 16 From time to t 17 Time period T between moments 16-17 The method comprises the following steps:
as shown in fig. 2, the circuit operates in modes 19, t 17 -t 18 :t 17 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t K At the moment, the main loop switch S is turned on 3 ,t L Time, L r3 The current in (1) is linearly reduced to I load ;t 18 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 18 To t L Time period T between 18-L
/>
Wherein t is 17 From time to t 18 Time period T between moments 17-18 The method comprises the following steps:
as shown in FIG. 2, the circuit operates in modes 20, t 18 -t 19 :t 18 Time of day, auxiliary switching tube S a7 Disconnection at T Δ7 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ7 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop; t is t 19 At the moment, the main switch S is turned off 3
Wherein t is 18 From time to t 19 Time period T between moments 18-19 The method comprises the following steps:
T 18-19 =T Δ7
delay time is greater thanTime period, turn on main switch S 2 Then return to mode 1.
The embodiments of the present invention have been described above with reference to the accompanying drawings, but the present invention is not limited to the above-described embodiments, which are merely illustrative and not restrictive, and many forms may be made by those having ordinary skill in the art without departing from the spirit of the present invention and the scope of the claims, which are to be protected by the present invention.

Claims (3)

1. An equivalent capacitive voltage division soft switching inverter for assisting in current conversion through cooperation of an inner ring and an outer ring is characterized by comprising the following components: first main switching tube S 1 Second main switching tube S 2 Third main switching tube S 3 Fourth main switching tube S 4 Flying capacitor C F Main loop DC bus capacitor C B DC bus capacitor C of first auxiliary loop aB1 DC bus capacitor C of second auxiliary circuit aB2 First auxiliary capacitor C a1 A second auxiliary capacitor C a2 A third auxiliary capacitor C a3 First auxiliary diode D a1 Second auxiliary diode D a2 Third auxiliary diode D a3 Fourth auxiliary diode D a4 First auxiliary switch tube S a1 Second auxiliary switchTube S a2 Third auxiliary switch tube S a3 Fourth auxiliary switching tube S a4 Fifth auxiliary switch tube S a5 Sixth auxiliary switching tube S a6 Seventh auxiliary switching tube S a7 Eighth auxiliary switch tube S a8 Filter inductance L in Input power V in First auxiliary commutation inductance L r1 Second auxiliary commutation inductance L r2 Third auxiliary converter inductor L r3
Wherein the first main switching tube S 1 Source electrode of (a) and second main switching tube S 2 The drain electrode of (a) is connected with the point a, the third main switch tube S 3 Source electrode of (d) and fourth main switching tube S 4 The drain electrode of (a) is connected with the point b, and a second main switch tube S 2 Source electrode of (c) and third main switching tube S 3 Is connected with the drain electrode of the capacitor C at the point O F One end of the cable is connected with the point a, and the other end of the cable is connected with the point b;
fifth auxiliary switching tube S a5 Emitter and sixth auxiliary switching tube S a6 The collector of (a) is connected to the point i, and a seventh auxiliary switching tube S a7 Emitter and eighth auxiliary switching tube S a8 The collector of (a) is connected to the point k, a sixth auxiliary switching tube S a6 Emitter and seventh auxiliary switching tube S a7 The collector of (C) is connected to the point j, the third auxiliary capacitor C a3 Is connected between the point i and the point k; third auxiliary commutation inductance L r3 The connection is between the j point and the O point; s is S a5 Is connected to the point a; s is S a8 The emitter of (a) is connected to the point b;
first auxiliary diode D a1 Anode of (D) and second auxiliary diode D a2 Is connected to the point c, the second auxiliary diode D a2 Positive electrode of (a) and first auxiliary switch tube S a1 The collector of (a) is connected to the point d, the first auxiliary switching tube S a1 Emitter of (c) and second auxiliary switching tube S a2 The collector of (C) is connected to point e, the first auxiliary capacitor C a1 A first auxiliary circuit DC bus capacitor C connected between the point C and the point e aB1 Is connected to the first auxiliary diode D a1 The other end is connected with a second auxiliary switch tube S a2 An emitter of (a);
third auxiliary switching tube S a3 Emitter and fourth auxiliary switching tube S a4 The collector of (a) is connected with the point f, and a fourth auxiliary switching tube S a4 Emitter of (D) and third auxiliary diode D a3 Is connected to the g point, a third auxiliary diode D a3 Anode of (D) and fourth auxiliary diode D a4 A second auxiliary capacitor C connected to the negative electrode of the capacitor C at the point h a2 A second auxiliary circuit DC bus capacitor C connected between the f point and the h point aB2 One end of (a) is connected to the third auxiliary switch tube S a3 The other end is connected to the fourth auxiliary diode D a4 Is a positive electrode of (a);
first auxiliary commutation inductance L r1 A second auxiliary converter inductance L connected between the point d and the point a r2 Is connected between the point g and the point b; filter inductance L in One end is connected with the O point, and the other end is connected with the input power V in Is a positive electrode of (a);
first main switch S 1 Drain electrode of (D), first auxiliary diode D a1 Negative electrode of (C) and main circuit DC bus capacitor B A fourth main switch S connected with the positive electrode of the transistor 4 Source of (D) fourth auxiliary diode D a4 Positive electrode of (a), input power V in Negative electrode of (C) and main circuit DC bus capacitor B Is connected with the negative electrode of the battery;
setting i load For flowing through the filter inductance L in Instantaneous current of I load For flowing through the filter inductance L in Average current of (2); c (C) 1 -C 4 Main switch S 1 -S 4 Equivalent parallel capacitors of (a), the capacitance values are all C m-oss ;C a1 -C a8 Is an auxiliary switch S a1 -S a8 Equivalent parallel capacitors of (a), the capacitance values are all C a-oss The method comprises the steps of carrying out a first treatment on the surface of the Commutating resonance current I r The definition is as follows: converter resonant inductance L r Maximum current passing through the filter inductor L in Current I in (a) load Taking into account the difference between the requirements of the ZVS on-time of the main switch requiring commutation and i load Determining a measurement error; i.e load From input power V in The positive inflow O point is defined as positive; auxiliary commutation inductance L r1 Auxiliary commutation inductance L r2 And an auxiliary commutation inductance L r3 The inductance values of (2) are L r The method comprises the steps of carrying out a first treatment on the surface of the Through auxiliary commutation inductance L r1 The current of (2) is i Lr1 Through the auxiliary commutation inductance L r2 The current of (2) is i Lr2 Through the auxiliary commutation inductance L r3 The current of (2) is i Lr3
2. The soft-switching inverter of equivalent capacitive voltage division for internal and external ring cooperative auxiliary commutation of claim 1, wherein the inverter circuit workflow and switching time interval are:
the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
t 0 at the moment, the auxiliary switch S is turned on a1 Delay D A1 After that, turn off S 1
Turn off S 1 Delay D A2 Open S 4
S 4 Keep open, D A3 After that, the auxiliary switch S is turned off a1 The main switch S is turned off 4
Disconnect S a1 And S is 4 Delay D A4 Switch on main switch S 1
T Δ1 And T Δ2 Control by the main loop SPWM;
S 1 keep on, delay D A5 Switch on auxiliary switch S a5 And S is a7
D A5 =τ
τ is controlled by the main loop SPWM;
S a5 and S is a7 Keep on, delay D A6 The main switch S is turned off 2
Switch off the main switch S 2 Delay D A7 Switch on main switch S 3
S 3 Keep on, delay D A8 The auxiliary switch S is turned off a5 And S is a7 The main switch S is turned off 3
Disconnect S a5 And S is 3 Delay D A9 Switch on main switch S 2
T Δ3 And T Δ4 Control by the main loop SPWM;
S 2 keep on, delay D A10 Opening and closingAuxiliary switch S a2
D A10 =τ
τ is controlled by the main loop SPWM;
S a2 keep on, delay D A11 Turn off S 1
Turn off S 1 Delay D A12 After that, the main switch S is turned on 4
S 4 Keep on, delay D A13 The auxiliary switch S is turned off a1 And S is a2 The main switch S is turned off 4
T Δ5 Control by the main loop SPWM;
turn off S 4 Delay D A14 Switch on main switch S 1
T Δ6 Control by the main loop SPWM;
S 1 keep on, delay D A15 Switch on auxiliary switch S a5 And S is a7
D A15 =τ
τ is controlled by the main loop SPWM;
S a5 and S is a7 Keep on, delay D A16 The main switch S is turned off 1
Turn off S 1 Delay D A17 Switch on main switch S 3
S 3 Keep on, delay D A18 Opening the auxiliary switch S a5 And S is a7 The main switch S is opened 3
Auxiliary switch S a5 And S is a7 Turn off, main switch S 3 Turn off, delay D A19 Switch on main switch S 2 Returning to mode 1;
3. the equivalent capacitive voltage division soft switching inverter for auxiliary current conversion by inner and outer ring cooperation according to claim 2, wherein the circuit is divided into 20 modes in the operation process, and each mode is as follows:
mode 1, t<t 0 : the circuit is in a stable state S 1 、S 2 In an on state S 3 、S 4 And S is a1 -S a8 In an off state; input power supply current i load Through S 1 、S 2 And C B Freewheeling;
mode 2, t 0 -t 1 :t 0 At the moment, the auxiliary switch S is turned on a1 Auxiliary diode D a1 Natural natureConduction and conversion inductance current i Lr1 Linear increase from zero; t is t A Time, i Lr1 The value of (t) reaches I load ;t 1 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 0 From time to t 1 Time period T between moments 0-1 The method comprises the following steps:
mode 3, t 1 -t 2 :t 1 At the moment, turn off S 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 2 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 1 From time to t 2 Time period T between moments 1-2 The method comprises the following steps:
mode 4, t 2 -t 3 :t 2 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 The current in (1) starts to decrease linearly, t B At the moment, the main loop switch S is turned on 4 ,t C Time, L r1 The current in (1) is linearly reduced to I load ;t 3 Time, L r1 The current in (2) decreases linearly to 0;
S 4 the ZVS on allowed period of time t 2 To t C Time period T between 2-C
Wherein t is 2 From time to t 3 Time period T between moments 2-3 The method comprises the following steps:
T 2-3 =T 0-1
mode 5, t 3 -t 4 :t 3 Time of day, auxiliary switching tube S a1 Disconnection at T Δ1 Before, the fourth auxiliary switch tube S is turned off at any time a1 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ1 Controlled by SPWM (sinusoidal pulse Width modulation); the current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 3 From time to t 4 Time period T between moments 3-4 The method comprises the following steps:
T 3-4 =T Δ1
mode 6, t 4 -t 5 :t 4 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 5 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ2 A time period, which is controlled by SPWM and is used for switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 4 From time to t 5 Time period T between moments 4-5 The method comprises the following steps:
mode 7,t 5 -t 6 :t 5 +T Δ2 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t D Time, i Lr3 The value of (t) reaches I load ;t 6 At time instant, the commutation inductance current i Lr (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 5 From time to t 6 Time period T between moments 5-6 The method comprises the following steps:
mode 8,t 6 -t 7 :t 6 At the moment, the main switch S is turned off 2 Q point potential drops, main switch S 2 Equivalent parallel capacitance C of (2) 2 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 2 Charging pair C 3 Discharging; t is t 7 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 6 From time to t 7 Time period T between moments 6-7 The method comprises the following steps:
mode 9, t 7 -t 8 :t 7 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t E At the moment, the main loop switch S is turned on 3 ,t F Time, L r3 The current in (1) is linearly reduced to I load ;t 8 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 7 To t F Time period T between 7-F
Wherein t is 7 From time to t 8 Time period T between moments 7-8 The method comprises the following steps:
mode 10, t 8 -t 9 :t 8 Time of day, auxiliary switching tube S a7 Disconnection at T Δ3 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ3 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop;
wherein t is 8 From time to t 9 Time period T between moments 8-9 The method comprises the following steps:
T 8-9 =T Δ3
modes 11, t 9 -t 10 :t 9 At the moment, the main switching tube S is turned off 3 The potential at the point Q starts to rise; t is t 10 At the moment, the potential at the point Q rises toMain switch tube S 2 Natural conduction, delay T Δ4 A period of time controlled by SPWM and switching on the main switching tube S 2 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 9 From time to t 10 Time period T between moments 9-10 The method comprises the following steps:
mode 12, t 10 -t 11 :t 10 +T Δ4 At +τ, the auxiliary switch S is turned on a2 Auxiliary diode D a2 Natural conduction, current-converting inductance i Lr1 Linear increase from zero; t is t G Time, i Lr1 The value of (t) reaches I load ;t 11 At time instant, the commutation inductance current i Lr1 (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 10 From time to t 11 Time of dayPeriod T between 10-11 The method comprises the following steps:
modes 13, t 11 -t 12 :t 11 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 4 Equivalent output capacitance C 4 Resonance occurs in C 1 Charging pair C 4 Discharging; t is t 12 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 11 From time to t 12 Time period T between moments 11-12 The method comprises the following steps:
modes 14, t 12 -t 13 :t 12 At the moment, the main switch S 4 Is conducted by the body diode of the (2); l (L) r1 In (a) and (b)The current starts to decrease linearly, t H At the moment, the main loop switch S is turned on 4 ,t I Time, L r1 The current in (1) is linearly reduced to I load ;t 13 Time, L r1 The current in (a) is linearly reduced to 0, and the auxiliary diode D a2 Disconnecting;
S 4 the ZVS on allowed period of time is:
wherein t is 12 From time to t 13 Time period T between moments 12-13 The method comprises the following steps:
pattern 15, t 13 -t 14 :t 13 Time of day, auxiliary switching tube S a1 And S is a2 Is naturally disconnected, auxiliary switching tube S a1 Is naturally conducted by the anti-parallel diode of C aB1 The charges on the two electrodes are kept balanced, and the charges flowing out of the previous mode are reflowed;
mode 15+: t is t 14 At the moment, the auxiliary switching tube S is turned off a1 And S is a2 The method comprises the steps of carrying out a first treatment on the surface of the The current is at S 2 、S 4 、L in 、C F And V in Circulating in the formed loop;
wherein t is 13 From time to t 14 Time period T between moments 13-14 The method comprises the following steps:
T 13-14 =T Δ5
T Δ5 controlled by SPWM;
modes 16, t 14 -t 15 :t 14 At the moment, the main switching tube S is turned off 4 The potential at the point Q starts to rise; t is t 16 At the moment, the potential at the point Q rises toFirst main switching tube S 1 Natural conduction, delay T Δ6 A period of time controlled by SPWM and switching on the main switching tube S 1 The current is at S 1 、S 2 、L in 、C B And V in Circulating in the formed loop;
wherein t is 14 From time to t 15 Time period T between moments 14-15 The method comprises the following steps:
modes 17, t 15 -t 16 :t 15 +T Δ6 At +τ, the auxiliary switch S is turned on a5 And S is a7 Commutation inductance current i Lr3 Linear increase from zero; t is t J Time, i Lr3 The value of (t) reaches I load ;t 16 At time instant, the commutation inductance current i Lr (t) size and filter inductance L in Sum of the currents in (1) and the precharge current (I) load +I r Equal;
wherein t is 15 From time to t 16 Time period T between moments 15-16 The method comprises the following steps:
modes 18, t 16 -t 17 :t 16 At the moment, the main switch S is turned off 1 Q point potential drops, main switch S 1 Equivalent parallel capacitance C of (2) 1 And a main switch S 3 Equivalent output capacitance C 3 Resonance occurs in C 1 Charging pair C 3 Discharging; t is t 17 At the moment, the potential of the point Q reaches 0;
the time domain expression of the commutation inductance current is:
wherein:
wherein t is 16 From time to t 17 Time period T between moments 16-17 The method comprises the following steps:
modes 19, t 17 -t 18 :t 17 At the moment, the main switch S 3 Is conducted by the body diode of the (2); l (L) r3 The current in (1) starts to decrease linearly, t K At the moment, the main loop switch S is turned on 3 ,t L Time, L r3 The current in (1) is linearly reduced to I load ;t 18 Time, L r3 The current in (2) decreases linearly to 0;
S 3 the ZVS on allowed period of time t 18 To t L Time period T between 18-L
Wherein t is 17 From time to t 18 Time period T between moments 17-18 The method comprises the following steps:
modes 20, t 18 -t 19 :t 18 Time of day, auxiliary switching tube S a7 Disconnection at T Δ7 Before, the auxiliary switch tube S is turned off at any time a5 The method comprises the steps of carrying out a first treatment on the surface of the Wherein T is Δ7 Controlled by SPWM; the current is at S 1 、S 3 、L in 、C F 、C B And V in Circulating in the formed loop; t is t 19 At the moment, the main switch S is turned off 3
Wherein t is 18 From time to t 19 Time period T between moments 18-19 The method comprises the following steps:
T 18-19 =T Δ7
delay time is greater thanTime period, turn on main switch S 2 Then return to mode 1.
CN202111167487.9A 2021-10-07 2021-10-07 Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion Active CN114157137B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111167487.9A CN114157137B (en) 2021-10-07 2021-10-07 Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111167487.9A CN114157137B (en) 2021-10-07 2021-10-07 Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion

Publications (2)

Publication Number Publication Date
CN114157137A CN114157137A (en) 2022-03-08
CN114157137B true CN114157137B (en) 2023-07-18

Family

ID=80462706

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111167487.9A Active CN114157137B (en) 2021-10-07 2021-10-07 Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion

Country Status (1)

Country Link
CN (1) CN114157137B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003052915A1 (en) * 2001-12-03 2003-06-26 Hutang Fang A digital power converting method and device with zero voltage
CN1913309A (en) * 2006-08-17 2007-02-14 上海交通大学 Separation boost push-pull soft switch DC/AC converter
CN111478612A (en) * 2020-04-16 2020-07-31 山西大学 Phase-correlated voltage-regulator tube clamped auxiliary resonance converter pole inverter
CN111478611A (en) * 2020-04-16 2020-07-31 山西大学 Auxiliary resonance converter pole inverter capable of realizing bidirectional reset of phase-correlated magnetizing current
CN111654196A (en) * 2020-04-16 2020-09-11 山西大学 Improved bridgeless double-Boost power factor correction rectifier for capacitive voltage division
CN111934567A (en) * 2020-04-16 2020-11-13 山西大学 Bridgeless double-Boost power factor correction rectifier for left-right alternate auxiliary commutation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003052915A1 (en) * 2001-12-03 2003-06-26 Hutang Fang A digital power converting method and device with zero voltage
CN1913309A (en) * 2006-08-17 2007-02-14 上海交通大学 Separation boost push-pull soft switch DC/AC converter
CN111478612A (en) * 2020-04-16 2020-07-31 山西大学 Phase-correlated voltage-regulator tube clamped auxiliary resonance converter pole inverter
CN111478611A (en) * 2020-04-16 2020-07-31 山西大学 Auxiliary resonance converter pole inverter capable of realizing bidirectional reset of phase-correlated magnetizing current
CN111654196A (en) * 2020-04-16 2020-09-11 山西大学 Improved bridgeless double-Boost power factor correction rectifier for capacitive voltage division
CN111934567A (en) * 2020-04-16 2020-11-13 山西大学 Bridgeless double-Boost power factor correction rectifier for left-right alternate auxiliary commutation

Also Published As

Publication number Publication date
CN114157137A (en) 2022-03-08

Similar Documents

Publication Publication Date Title
CN108448913B (en) Single-stage isolated AC-DC converter based on staggered parallel bridgeless PFC circuit and LLC resonance
CN111478611B (en) Auxiliary resonance converter pole inverter capable of realizing bidirectional reset of phase-correlated magnetizing current
CN111654196B (en) Improved bridgeless double-Boost power factor correction rectifier for capacitive voltage division
CN102281006A (en) Novel three-level soft switching converter
CN110112935B (en) Three-phase single-stage isolation AC-DC converter, double-ring control system and method
CN111490698B (en) Auxiliary resonance converter pole inverter with minimized phase-correlated ZVT magnetizing current
WO2017012328A1 (en) Phase-shift full-bridge topology circuit for single-stage power factor correction
CN104871421A (en) Single-pole switch power source
CN106100344A (en) A kind of LLC resonant converter with liter high voltage gain
CN105515417A (en) Double-output single-phase PFC convertor and combined type power conversion system and control method thereof
CN204578376U (en) There is the LLC resonant converter of current-limiting function
CN108183603A (en) A kind of single-stage is without bridge Sofe Switch resonance isolated form circuit of power factor correction
CN103441680A (en) Soft-switching full-bridge direct-current converter capable of reducing current-circulation loss
CN210724563U (en) T gamma novel boost DC-DC converter topology
CN114448248A (en) Control circuit of coupling inductor interleaved parallel four-switch buck-boost bidirectional converter
CN114024439B (en) Symmetrical excitation coupling inductance voltage division auxiliary converter inverter
CN111934576B (en) Auxiliary resonance converter pole inverter with phase-correlated magnetizing current symmetric reset
CN109951098A (en) One kind quickly isolating breaker and its control algolithm
CN105553271A (en) Control method of three-phase DC converter
CN114157137B (en) Equivalent capacitive voltage-dividing soft-switching inverter with inner and outer rings cooperated to assist in current conversion
CN209072370U (en) A kind of single phase bidirectional AC-DC charge-discharge circuit
CN114050718B (en) Capacitive voltage division soft switching inverter with commutation action point bias voltage switching function
CN113965072B (en) Synchronous rectification three-level Boost converter with equivalent capacitance voltage division auxiliary current conversion
CN112467989B (en) Quasi-single-stage high-power-factor alternating current-direct current converter
CN113991998B (en) Boost converter for auxiliary commutation of equivalent capacitance voltage division

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant