CN113360332B - Testing device of power supply control system - Google Patents
Testing device of power supply control system Download PDFInfo
- Publication number
- CN113360332B CN113360332B CN202110800344.0A CN202110800344A CN113360332B CN 113360332 B CN113360332 B CN 113360332B CN 202110800344 A CN202110800344 A CN 202110800344A CN 113360332 B CN113360332 B CN 113360332B
- Authority
- CN
- China
- Prior art keywords
- signal
- control system
- instruction
- power supply
- processing module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2273—Test methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2284—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by power-on test, e.g. power-on self test [POST]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Debugging And Monitoring (AREA)
Abstract
The application discloses a testing device of a power supply control system, which comprises an instruction processing module and a signal processing module, wherein the signal processing module comprises a signal processor and a plurality of signal pin pairs connected with the power supply control system, and each signal pin pair comprises a signal receiving pin and a signal sending pin; the instruction processing module sends an operation instruction to trigger the power supply control system to send an operation signal; when any signal receiving pin receives an operation signal, the signal processor determines a state signal corresponding to the operation signal according to the on-off logic of the cloud host, so that the power control system converts the state signal into state information; and the instruction processing module receives the state information and analyzes the response capability of the power supply control system according to the operation instruction and the state information. The method and the device simulate the on-off logic of the cloud host through the signal processing module to obtain an accurate test result of the stability and the reliability of the power control system in response, and are a low-cost and high-efficiency test scheme.
Description
Technical Field
The invention relates to the field of cloud game servers, in particular to a testing device of a power supply control system.
Background
Currently, many large 3D games need to be executed by a high-performance computer, and some players cannot experience the 3D games due to the limitation of low-configuration hardware, so that cloud games are produced. The cloud game service provider provides a high-performance cloud host to a user, the user selects a corresponding game to enable the game to run on the cloud host, the cloud host utilizes a high-performance CPU (Central Processing Unit) and a GPU (Graphics Processing Unit) to render a game picture, the video is compressed and then transmitted to the user through a network, and the user can smoothly experience various games needing high-performance hardware only by one device with basic video decompression capability.
Generally, a high-performance cloud host consumes power and dissipates heat seriously, so an independent cloud host power control system is often configured to execute a boot operation on the cloud host when receiving a user request. In order to ensure the reliability of the power control system of the cloud host, the test of the power control system is indispensable, the current test means is mainly to directly control and test the power control system connected with the cloud host, and the reliability of the power control system is judged by checking the starting effect of the cloud host, so that the method consumes a large amount of time and cost, occupies more hardware and has lower efficiency.
Therefore, how to provide a solution to the above technical problems is a problem to be solved by those skilled in the art.
Disclosure of Invention
In view of the above, the present invention provides a testing apparatus for a power control system with high efficiency and high speed. The specific scheme is as follows:
a testing device of a power supply control system is applied to the power supply control system of a cloud game platform and comprises an instruction processing module and a signal processing module, wherein the signal processing module comprises a signal processor and a plurality of signal pin pairs connected with the power supply control system, and each signal pin pair comprises a signal receiving pin and a signal sending pin;
the instruction processing module sends an operation instruction to the power supply control system to trigger the power supply control system to send an operation signal; when any signal receiving pin receives the operation signal, the signal processor determines a state signal corresponding to the operation signal according to the on-off logic of the cloud host, and the signal sending pin corresponding to the signal receiving pin sends the state signal to the power control system so that the power control system converts the state signal into the state information; and the instruction processing module receives the state information and analyzes the response capability of the power supply control system according to the operation instruction and the state information.
Preferably, the operation signal is a pulse signal.
Preferably, the power on/off logic includes:
when the pulse width of the operation signal is in a first range, determining that the state signal is at a low level;
and when the pulse width of the operation signal is in a second range, determining that the state signal is at a high level.
Preferably, the power on/off logic further comprises:
and when the pulse width of the operation signal is smaller than the noise threshold, ignoring the operation signal.
Preferably, for the same signal receiving pin, if the pulse widths of the current operating signal and the previous operating signal are both within the first range or within the second range, the current operating signal is ignored.
Preferably, the signal processing module further comprises a timer for recording the pulse width of the pulse signal.
Preferably, the operation instruction includes a power-on instruction and/or a forced power-off instruction.
Preferably, the process of analyzing the response capability of the power supply control system according to the operation instruction and the state information includes:
judging whether the operation instruction and the state information are correspondingly consistent;
if so, judging that the power supply control system correctly responds to the operation instruction;
if not, the power supply control system is judged not to correctly respond to the operation instruction.
Preferably, the instruction processing module further receives the status signal of the signal sending pin;
the process of analyzing the response capability of the power control system according to the operation instruction and the state information comprises the following steps:
judging whether the operation instruction, the state signal and the state information are correspondingly consistent;
if the operating instruction is inconsistent, judging that the power supply control system does not correctly respond to the operating instruction;
and if the operation instruction is consistent with the operation instruction, judging that the power supply control system correctly responds to the operation instruction.
Preferably, the instruction processing module obtains the operation instruction through an API interface.
The operation signal of the power supply control system is received and fed back through the signal processing module, the on-off logic of the cloud host is simulated, the instruction processing module compares the operation instruction and the state information in the processing process of the power supply control system, and then whether the response of the power supply control system to the operation instruction is correct is determined, so that the accurate test result of the stability and the reliability of the power supply control system is obtained. The method does not occupy a cloud host, does not need to consider fault maintenance of other running hardware except a power supply control system, and is a low-cost and high-efficiency test scheme.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a diagram illustrating a structure of a testing apparatus of a power control system according to an embodiment of the present invention;
FIG. 2 is a diagram illustrating a pulse width of an operation signal according to an embodiment of the present invention;
fig. 3 is a schematic diagram illustrating a connection between a power control system and a signal processing module according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In order to ensure the reliability of the power control system of the cloud host, the test of the power control system is indispensable, the current test means is mainly to directly control and test the power control system connected with the cloud host, and the reliability of the power control system is judged by checking the starting effect of the cloud host, so that the method consumes a large amount of time and cost, occupies more hardware and has lower efficiency.
The operation signal of the power supply control system is received and fed back through the signal processing module, the on-off logic of the cloud host is simulated, the instruction processing module compares the operation instruction and the state information in the processing process of the power supply control system, and then whether the response of the power supply control system to the operation instruction is correct is determined, so that the accurate test result of the stability and the reliability of the power supply control system is obtained. The method does not occupy a cloud host, does not need to consider fault maintenance of other running hardware except a power supply control system, and is a low-cost and high-efficiency test scheme.
The embodiment of the invention discloses a testing device of a power supply control system, which is applied to the power supply control system of a cloud game platform, and is shown in figure 1, wherein the testing device comprises an instruction processing module 1 and a signal processing module, the signal processing module comprises a signal processor 21 and a plurality of signal pin pairs connected with a power supply control system 3, and each signal pin pair comprises a signal receiving pin A and a signal sending pin B;
the instruction processing module 1 sends an operation instruction to the power control system 3 to trigger the power control system 3 to send an operation signal; when any signal receiving pin A receives an operation signal, the signal processor 21 determines a state signal corresponding to the operation signal according to the on-off logic of the cloud host, and the signal sending pin B corresponding to the signal receiving pin A sends the state signal to the power control system 3, so that the power control system 3 converts the state signal into state information; the instruction processing module 1 receives the status information and analyzes the response capability of the power control system 3 according to the operation instruction and the status information.
It can be understood that, in this embodiment, each signal pin pair in the signal processing module is similar to a pair of on-off control signal pins in one cloud host, the switching logic of the analog cloud host inside the signal processor 21 determines a feedback status signal according to the received operation signal, the whole signal processing module actually replaces a plurality of cloud hosts in the power supply test process, and the requirement of the power supply control system 3 on the plurality of cloud hosts during the test is completed by one module. Therefore, the working process of the test device corresponds to the control process of the power control system 3 on the cloud host.
Specifically, the operation instruction includes a power-on instruction and/or a forced power-off instruction. Further, the instruction processing module 1 obtains an operation instruction through an Application Programming Interface (API), where the operation instruction is in the form of a Web API. The instruction processing module 1 finds the power Control system 3 corresponding to the target host and the port corresponding to the target host on the power Control system 3 according to the operation instruction, and sends the operation instruction to the power Control system 3 through a Transmission Control Protocol (TCP) so as to trigger the power Control system 3 to send an operation signal according to the operation instruction.
It can be understood that, in addition to the operation instruction in the form of an electronic signal, the operation instruction may also be sent to the power control system 3 in the form of a physical key, and the time duration of the key corresponds to different operation instructions.
Further, the operation signal is specifically a pulse signal. Specifically, the types of the operation signals are distinguished by the widths of the pulse signals, and are specifically determined by control logic inside the power control system, for example, as shown in fig. 2, the pulse width of the power-on signal output corresponding to the power-on command is 1000ms, and the pulse width of the forced power-off signal output corresponding to the forced power-off command is 5000 ms.
Further, the power on/off logic comprises:
when the pulse width of the operation signal is in a first range, determining that the state signal is at a low level;
when the pulse width of the operation signal is within the second range, the state signal is determined to be at a high level.
It can be understood that, when the pulse width of the operation signal indicates the type of the operation signal, the signal processor 21 determines the on/off state of the corresponding cloud host under the operation signal by using the on/off logic, for example, if the first range is the normal range of the power-on signal, the corresponding output state signal is at a low level, so as to feed back the information of the received power-on signal to the power control system 3, and similarly, if the second range is the normal range of the forced power-off signal, the corresponding output state signal is at a high level, so as to feed back the information of the received forced power-off signal to the power control system 3. Taking the 1000ms power-on signal and the 5000ms forced power-off signal as examples, the first range is 500ms to 2000ms, and the second range is more than 2000 ms. Of course, the specific on/off logic may be adjusted according to the actual cloud host response logic, and the first range, the second range, and the high and low levels of the corresponding status signals are not limited herein.
Further, considering that the signal sent by the power control system 3 to the signal processing module may include a noise signal, the switching logic further includes:
when the pulse width of the operation signal is less than the noise threshold, the operation signal is ignored.
Specifically, the noise threshold may be 500ms, or other values may be selected according to actual conditions.
Further, because the cloud host does not have a situation of continuous shutdown or continuous startup in an actual situation, the startup and shutdown logic further includes: for the same signal receiving pin A, if the pulse widths of the current operation signal and the previous operation signal are both in the first range or both in the second range, the current operation signal is ignored.
Specifically, the signal processor 21 may select an STM32 single chip microcomputer, the signal receiving pin a and the signal sending pin B connected to the power control system 3 are both IO pins, a group of signal pin pairs AB and the power control system 3, and the specific connection mode of the signal processor 21 may be as shown IN fig. 3, wherein the inside of the power control system 3 is connected to the pair of signal pins through two optical couplers, the power control system 3 sends an operation signal through an OUT pin and is received by the signal receiving pin a, the state signal sent by the signal sending pin B is received through an IN pin, and a pull-up resistor between each port of the power VCC and the power control system 3 may select a corresponding resistance value according to an actual situation.
Further, the signal processing module further comprises a timer 22 for recording the pulse width of the pulse signal. Specifically, the timer 22 may select the system clock interrupt unit sysstick, which is triggered once every ms, and records the time when the level of each signal receiving pin a changes suddenly, so as to determine the pulse width of the pulse signal, for example, if the pulse signals in fig. 2 are all low-level pulses, the first time T is recorded when the level changes suddenly from 1 to 0onSecond time T at which the re-recording level is suddenly changed from 0 to 1offDetermining the pulse width of the pulse signal to be Toff-Ton. The pulse width recording idea of the high-level pulse is the same.
It can be understood that, a fault of the power control system 3 may occur in a process of converting an operation instruction into an operation signal, and in a process of converting a state signal received by the power control system 3 into state information, whether the control process of the power control system 3 is normal is determined by the instruction processing module 1, whether an operation instruction originally sent by the instruction processing module 1 is correctly executed and returned by the power control system 3 is determined, and the instruction processing module 1 may select a form of sending an inquiry instruction to the power control system 3 again to obtain the state information corresponding to a certain operation instruction. Specifically, the process of analyzing the response capability of the power supply control system 3 according to the operation instruction and the state information includes:
judging whether the operation instruction and the state information are correspondingly consistent;
if yes, judging that the power supply control system 3 correctly responds to the operation instruction;
if not, the power control system 3 is judged not to correctly respond to the operation instruction.
Further, the instruction processing module 1 also receives a state signal of the signal sending pin B; the process of analyzing the response capability of the power supply control system 3 at this time based on the operation instruction and the status information includes:
judging whether the operation instruction, the state signal and the state information are correspondingly consistent;
if the inconsistency exists, the power supply control system 3 is judged not to correctly respond to the operation instruction;
if the two are consistent, the power control system 3 is judged to correctly respond to the operation instruction.
According to the embodiment of the application, the signal processing module receives and feeds back the operation signal of the power control system, so that the on-off logic of the cloud host is simulated, the instruction processing module compares the operation instruction and the state information in the processing process of the power control system, and then whether the response of the power control system to the operation instruction is correct is determined, so that the accurate test result of the stability and the reliability of the power control system is obtained. The method does not occupy a cloud host, does not need to consider fault maintenance of other running hardware except a power supply control system, and is a low-cost and high-efficiency test scheme.
Finally, it should also be noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The above detailed description is provided for the testing device of the power control system provided by the present invention, and the principle and the implementation of the present invention are explained in the present document by applying specific examples, and the above description of the embodiments is only used to help understanding the method of the present invention and the core idea thereof; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
Claims (10)
1. The testing device of the power supply control system is characterized by being applied to the power supply control system of a cloud game platform, and comprising an instruction processing module and a signal processing module, wherein the signal processing module comprises a signal processor and a plurality of signal pin pairs connected with the power supply control system, and each signal pin pair comprises a signal receiving pin and a signal sending pin;
the instruction processing module sends an operation instruction to the power supply control system to trigger the power supply control system to send an operation signal; when any signal receiving pin receives the operation signal, the signal processor determines a state signal corresponding to the operation signal according to the on-off logic of the cloud host, and the signal sending pin corresponding to the signal receiving pin sends the state signal to the power control system so that the power control system converts the state signal into state information; and the instruction processing module receives the state information and analyzes the response capability of the power supply control system according to the operation instruction and the state information.
2. The test device according to claim 1, wherein the operating signal is in particular a pulsed signal.
3. The test device of claim 2, wherein the power on/off logic comprises:
when the pulse width of the operation signal is in a first range, determining that the state signal is at a low level;
and when the pulse width of the operation signal is in a second range, determining that the state signal is at a high level.
4. The test device of claim 3, wherein the power on/off logic further comprises:
and when the pulse width of the operation signal is smaller than the noise threshold, ignoring the operation signal.
5. The test apparatus as claimed in claim 3, wherein for the same signal receiving pin, if the pulse widths of the current operation signal and the previous operation signal are both within the first range or within the second range, the current operation signal is ignored.
6. The test device of claim 2, wherein the signal processing module further comprises a timer for recording a pulse width of the pulse signal.
7. The testing device according to any one of claims 1 to 6, wherein the operation instruction comprises a power-on instruction and/or a forced power-off instruction.
8. The test device of claim 7, wherein the process of analyzing the responsiveness of the power control system according to the operational instructions and the status information comprises:
judging whether the operation instruction and the state information are correspondingly consistent;
if so, judging that the power supply control system correctly responds to the operation instruction;
if not, the power supply control system is judged not to correctly respond to the operation instruction.
9. The test device of claim 7, wherein the instruction processing module further receives the status signal of the signal transmission pin;
the process of analyzing the response capability of the power control system according to the operation instruction and the state information comprises the following steps:
judging whether the operation instruction, the state signal and the state information are correspondingly consistent;
if the operating instruction is inconsistent, judging that the power supply control system does not correctly respond to the operating instruction;
and if the operation instruction is consistent with the operation instruction, judging that the power supply control system correctly responds to the operation instruction.
10. The testing device of claim 7, wherein the instruction processing module obtains the operation instruction through an API interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110800344.0A CN113360332B (en) | 2021-07-15 | 2021-07-15 | Testing device of power supply control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110800344.0A CN113360332B (en) | 2021-07-15 | 2021-07-15 | Testing device of power supply control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113360332A CN113360332A (en) | 2021-09-07 |
| CN113360332B true CN113360332B (en) | 2022-05-17 |
Family
ID=77539574
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110800344.0A Active CN113360332B (en) | 2021-07-15 | 2021-07-15 | Testing device of power supply control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113360332B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5101153A (en) * | 1991-01-09 | 1992-03-31 | National Semiconductor Corporation | Pin electronics test circuit for IC device testing |
| CN101526585A (en) * | 2008-03-07 | 2009-09-09 | 佛山市顺德区顺达电脑厂有限公司 | Automatic switching test system and method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102236054A (en) * | 2010-04-28 | 2011-11-09 | 鸿富锦精密工业（深圳）有限公司 | Power on/off test device and method |
| EP2520988B1 (en) * | 2011-05-06 | 2016-11-23 | Schuster Energieversorgungssysteme GmbH & Co.KG | Monitoring device for mains monitors |
| CN209560324U (en) * | 2019-04-17 | 2019-10-29 | 苏州浪潮智能科技有限公司 | A kind of device of synchronously control board switching on and shutting down |
| CN111999590A (en) * | 2020-10-28 | 2020-11-27 | 湖南兴天电子科技有限公司 | Startup and shutdown test circuit and startup and shutdown test system |
-
2021
- 2021-07-15 CN CN202110800344.0A patent/CN113360332B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5101153A (en) * | 1991-01-09 | 1992-03-31 | National Semiconductor Corporation | Pin electronics test circuit for IC device testing |
| CN101526585A (en) * | 2008-03-07 | 2009-09-09 | 佛山市顺德区顺达电脑厂有限公司 | Automatic switching test system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113360332A (en) | 2021-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6895285B2 (en) | Computer system status monitoring | |
| CN100547510C (en) | Be used for temperature controlled system and method | |
| US7337104B2 (en) | Device emulation in programmable circuits | |
| US7987389B2 (en) | System and method for testing sleep and wake functions of computer | |
| US8538720B2 (en) | Cold boot test system and method for electronic devices | |
| JP6633146B2 (en) | Managing multiple fan modules | |
| CN111414285A (en) | Test method, test device and test equipment for starting function of server system | |
| US6028996A (en) | Method and apparatus for virtualizing system operation | |
| EP3117327B1 (en) | Universal serial bus emulation of peripheral devices | |
| US10678739B1 (en) | Electronic system, host device and control method | |
| CN113360332B (en) | Testing device of power supply control system | |
| CN111637079B (en) | Mainboard, fan control system and method | |
| US5222228A (en) | Character and signal generator for detecting keyboard disconnected condition generated by an interrupted booting process and generating signal indicating that keyboard is now coupled thereto | |
| CN114996069A (en) | Mainboard test method, device and medium | |
| US7759820B2 (en) | Connection error avoidance for apparatus connected to a power supply | |
| CN113611352B (en) | Solid state disk testing method, device and system and readable storage medium | |
| US11966309B2 (en) | Saturation of multiple PCIe slots in a server by multiple ports in a single test card | |
| CN113641618B (en) | IIC communication control method, electric equipment and computer readable storage medium | |
| CN114153388B (en) | Hard disk system, hard disk configuration information refreshing method, device and medium | |
| TWI706645B (en) | Remote wake-up method and remote wake-up system | |
| CN115586926A (en) | Remote wake-up circuit and electronic equipment | |
| CN112311560B (en) | Remote wakeup method and remote wakeup system | |
| JP3110418B2 (en) | In-circuit emulator and control method | |
| US20030033131A1 (en) | System level simulation method and device | |
| CN110347555A (en) | Hard disk operating state determination method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |