CN113075991B - Control circuit and method based on power supply and on-off in dual-processor system - Google Patents
Control circuit and method based on power supply and on-off in dual-processor system Download PDFInfo
- Publication number
- CN113075991B CN113075991B CN202110358109.2A CN202110358109A CN113075991B CN 113075991 B CN113075991 B CN 113075991B CN 202110358109 A CN202110358109 A CN 202110358109A CN 113075991 B CN113075991 B CN 113075991B
- Authority
- CN
- China
- Prior art keywords
- power
- processor
- power supply
- pin
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention relates to a control circuit and a control method based on power supply and on-off in a dual-processor system. The control circuit comprises a low-power consumption MCU processor, a high-speed processor, a coordination control signal module, a power supply and a startup and shutdown control module, wherein the low-power consumption MCU processor and the high-speed processor are respectively connected with the coordination control signal module through serial ports and complete communication information interaction, and the power supply and startup and shutdown control module is respectively connected with the low-power consumption MCU processor and the high-speed processor and controls power supply and reset of the dual processors. The invention realizes independent power management and on-off circuit, and effectively solves the problem that the low-power consumption MCU has no power management system; the dual processors monitor each other, so that the normal working state of the system can be effectively ensured, and the system can be automatically recovered in time even under abnormal conditions.
Description
Technical Field
The invention relates to the field of dual-processor control, in particular to a control circuit and method based on power supply and on-off in a dual-processor system.
Background
In the internet of things equipment, especially in the wearing equipment, the requirement on the dual processor system is more and more increased. The method for effectively controlling the working states of the two systems is a problem to be solved by the dual-processor system.
For dual processor systems, generally, they are generally composed of a processor with high computing power and high power consumption and a processor with moderate computing power and low power consumption, and the low power processor is generally a low power MCU. For such a dual processor system, it is simple to keep the computationally powerful processor working all the time, and then to use the power management system to which this processor belongs to allocate power and control another processor. This has the advantage of a simple circuit, but is very power consuming, resulting in a poor user experience. Another approach is to make the MCU with low processing power work all the time, and the processor with high processing power work only when needed. The method has the advantages of low power consumption and good user experience, but because the current MCU has no power management system, a perfect and efficient power management circuit needs to be built.
Disclosure of Invention
The invention provides a control circuit and a control method based on power supply and on-off in a dual-processor system, and aims to solve the problems of power supply management and on-off management in the dual-processor system in a wearable device under the condition that a low-power MCU does not have a power supply management system and needs to be normally open.
The invention provides a control circuit based on power supply and startup and shutdown in a dual-processor system, wherein the dual-processor comprises a low-power MCU processor and a high-speed processor, the control circuit also comprises a coordination control signal module, a power supply and startup and shutdown control module, the low-power MCU processor and the high-speed processor are respectively connected with the coordination control signal module through serial ports and complete communication information interaction, and the power supply and startup and shutdown control module is respectively connected with the low-power MCU processor and the high-speed processor and controls power supply and reset of the dual-processor.
As a further improvement of the present invention, the coordination control signal module includes a communication circuit, where the communication circuit includes a resistor R604, a resistor R605, a resistor R606, and a resistor R607, the uarto_tx_mcu pin of the low power MCU processor is connected to the GPIO 35_uart3_rxd_hseed_cpu pin of the high speed processor through the resistor R604, the uarto_rx_mcu pin of the low power MCU processor is connected to the GPIO 36_uart3_txd_hseed_cpu pin of the high speed processor through the resistor R605, and the GPIO 32_wake_by_mcu of the low power MCU processor is connected to the wake_hseed_cpu pin of the high speed processor through the resistor R606, and the GPIO 31_wake_mcu of the low power MCU processor is connected to the wake_byjhseed_cpu pin of the high speed processor through the resistor R607.
As a further improvement of the invention, the POWER supply and ON-off control module comprises a POWER supply control switch, the POWER supply control switch comprises a low-POWER consumption MCU POWER supply control switch, the low-POWER consumption MCU POWER supply control switch comprises a POWER supply switch U604, a resistor R615 and a capacitor C619, the A1 pin of the POWER supply switch U604 is connected with the VBAT end, the A2 pin of the POWER supply switch U604 is connected with the vbat_mcu end, the B1 pin of the POWER supply switch U604 is connected with the power_on pin, the B2 pin of the POWER supply switch U604 is grounded, the A1 pin of the POWER supply switch U604 is respectively connected with a resistor R615 and a capacitor C619, the other end of the resistor R615 is connected with the usb_vbus end, the other end of the capacitor C619 is grounded, and the C2 pin of the POWER supply switch U604 is connected with the FPIO19_power_down pin.
As a further improvement of the invention, the POWER supply and ON-off control module comprises a POWER supply control switch, the POWER supply control switch comprises a high-speed processor POWER supply control switch, the high-speed processor POWER supply control switch comprises a POWER supply switch U601, a resistor R616, a capacitor C620 and a diode D601, pins A1 and B1 of the POWER supply switch U601 are connected in parallel and then connected with a VBAT end, a pin A2 of the POWER supply switch U601 is connected with a V_BATT end, a pin B2 of the POWER supply switch U601 is grounded, a pin C1 of the POWER supply switch U601 is respectively connected with a resistor R616, a capacitor C620 and a cathode of the diode D601, the other end of the resistor R616 is connected with a USB_VBUS end, the other end of the capacitor C620 is grounded, the anode of the diode D601 is connected with a POWER_ON_ASR pin, and a pin C2 of the POWER supply switch U601 is connected with a GPIO23_POWER_DOWN_ASR pin.
As a further improvement of the invention, the POWER supply and the ON-off control module comprise an ON-off circuit, the ON-off circuit comprises a resistor R613, a resistor R614, a diode D603, an ESD diode E205 and a terminal TP602, the anode of the diode D603 is connected with a GPIO37_key pin, the cathode of the diode D603 is respectively connected with the resistor R613, the resistor R614 and the power_key network, the other end of the resistor R613 is connected with the power_on network, the resistor R614 is connected with a VBAT end, one end of the ESD diode E205 is respectively connected with the cathode of the diode D603 and the terminal TP602, and the other end of the ESD diode E205 is grounded.
As a further improvement of the invention, the power supply and on-off control module comprises a low-power consumption MCU reset circuit, the low-power consumption MCU reset circuit comprises a triode Q601, a collector and a base of the triode Q601 are respectively connected with a RST_MCU pin and a RST_MCU1 pin of the low-power consumption MCU processor, and an emitter of the triode Q601 is grounded.
As a further improvement OF the invention, the POWER supply and ON-off control module comprises a high-speed processor reset circuit, the high-speed processor reset circuit comprises a triode Q602, a collector and a base OF the triode Q602 are respectively connected with an ONKEYN_OF_HSPEED_CPU pin and a POWER_ON_HSPEED_CPU pin OF the high-speed processor, and an emitter OF the triode Q602 is grounded.
The invention also provides a control method based on power supply and startup and shutdown in the dual-processor system, which comprises the steps of:
a1. The potential of the power_KEY network ground is pulled down, the potential of the power_ON network is driven to be pulled down, the potential of the pin B1 of the POWER supply switch U604 is pulled down, the POWER supply switch in the POWER supply switch U604 is closed, the VBAT_MCU is powered ON, the whole low-POWER MCU processor is powered ON and reset, and the startup process of the low-POWER MCU processor is completed;
a2. after the low-POWER consumption MCU processor is started, when the high-speed processor needs to be started, the low-POWER consumption MCU processor pulls up the POWER_ON_ASR pin potential, closes a POWER supply switch U601 OF the high-speed processor, supplies POWER to the high-speed processor through V_BATT, simultaneously pulls up the POWER_ON_HSPEED_CPU pin potential, and pulls down the ONKEYN_OF_HSPEED_CPU pin potential backwards through a triode Q602 to finish the starting OF the high-speed processor;
a3. after the high-speed processor is started, the serial port of the coordination control signal module actively transmits information to the low-power consumption MCU processor, and a handshake process is executed to finish the startup of the dual processors.
As a further improvement of the present invention, the control method includes a dual processor system shutdown method, specifically including the steps of:
b1. after the high-speed processor is selected to be powered off through the man-machine interaction interface, if the high-speed processor is in a POWER-on state, the normally-on low-POWER MCU processor informs the high-speed processor to execute a POWER-off process through a serial port, after the POWER-off process of the high-speed processor is finished, the low-POWER MCU processor pulls up the GPIO23_POWER_DOWN_ASR pin potential, the POWER switch in the POWER supply switch U601 is closed, the POWER supply of the high-speed processor is cut off, then the POWER-off process executed by the low-POWER MCU processor pulls up the GPIO19_POWER_DOWN pin potential, the POWER supply switch of the low-POWER MCU processor is closed, and the whole system is completely powered off;
b2. after the shutdown is selected through the man-machine interaction interface, if the high-speed processor is in a shutdown state, the shutdown process of the MCU processor with low power consumption is directly executed.
As a further improvement of the present invention, the control method includes a dual-process mutual detection method, specifically including the steps of:
c1. if the high-speed processor detects that the low-power consumption MCU processor is abnormal, the RST_MCU pin potential is pulled down, and the low-power consumption MCU processor is reset and restarted;
c2. if the low-POWER consumption MCU processor monitors that the high-speed processor works abnormally, the potential of the GPIO23_POWER_DOWN_ASR pin is pulled DOWN, a POWER supply switch of the high-speed processor is closed, the high-speed processor is powered DOWN, after the high-speed processor is completely powered DOWN, a starting-up flow of the high-speed processor is executed, and the high-speed processor is restarted.
The invention is suitable for a low-power consumption MCU normally-open architecture in a dual-processor wearable product, and has the following advantages and beneficial effects compared with other dual-processor architectures:
1. the invention realizes independent power management and on-off circuit, and effectively solves the problem that the low-power consumption MCU has no power management system;
2. compared with other dual-processor architectures, the invention can minimize the power consumption of the system, greatly improve the endurance time and further improve the user experience;
3. the dual-processor mutual monitoring function can effectively ensure the normal working state of the system, and can automatically recover in time even under abnormal conditions;
4. compared with other general power management chips, the invention has obvious cost advantage.
Drawings
FIG. 1 is a system block diagram of a control circuit based on power and power on/off in a dual processor system in accordance with the present invention;
FIG. 2 is a circuit diagram of a communication circuit in the present invention;
FIG. 3 is a circuit diagram of a high speed processor power control switch in accordance with the present invention;
FIG. 4 is a circuit diagram of a low power MCU power control switch of the invention;
FIG. 5 is a circuit diagram of the power on/off circuit of the present invention;
FIG. 6 is a circuit diagram of a low power MCU reset circuit in the present invention;
fig. 7 is a circuit diagram of a high speed processor reset circuit in accordance with the present invention.
Detailed Description
The present invention will be described in further detail with reference to the drawings and examples, in order to make the objects, technical solutions and advantages of the present invention more apparent.
The invention relates to a circuit for controlling power supply and switching on and off between two processors in a dual-processor system.
The circuit is suitable for all systems consisting of dual processors, and can easily control the on-off states of two processors in the system, so as to achieve the purpose of flexibly configuring the working states of the dual processors according to requirements, and provide flexible means for the aspects of processing and controlling power consumption of applications.
Embodiment one:
as shown in fig. 1, the control circuit based on power supply and on-off in a dual-processor system comprises a low-power consumption MCU processor 1 and a high-speed processor 2, the control circuit also comprises a coordination control signal module 3 and a power supply and on-off control module 4, the low-power consumption MCU processor 1 and the high-speed processor 2 are respectively connected with the coordination control signal module 3 through serial ports and complete communication information interaction, and the power supply and on-off control module 4 is respectively connected with the low-power consumption MCU processor 1 and the high-speed processor 2 and controls power supply and reset of the dual-processor.
As shown in fig. 2, the two processors of the system complete interaction of various communication information, including monitoring information and on-off control information, through serial ports. Specifically, the coordination control signal module 3 includes a communication circuit, where the communication circuit includes a resistor R604, a resistor R605, a resistor R606, and a resistor R607, the uarto_tx_mcu pin of the low-power MCU processor is connected to the GPIO 35_uart3_rxd_hseed_cpu pin of the high-speed processor through the resistor R604, the uarto_rx_mcu pin of the low-power MCU processor is connected to the GPIO 36_uart3_txd_hseed_cpu pin of the high-speed processor through the resistor R605, the GPIO 32_wake_by_mcu of the low-power MCU processor is connected to the wake_hseed_cpu pin of the high-speed processor through the resistor R606, and the GPIO 31_wake_mcu of the low-power MCU processor is connected to the wake_by_hseed_cpu pin of the high-speed processor through the resistor R607.
As shown in fig. 4, the power supply control switches of the two processors control the power supply of the two processors through the key and the GPIO port. Specifically, the POWER supply and the ON-off control module 4 include a POWER supply control switch, the POWER supply control switch includes a low-POWER consumption MCU POWER supply control switch, the low-POWER consumption MCU POWER supply control switch includes a POWER supply switch U604, a resistor R615, a capacitor C619, the A1 pin of the POWER supply switch U604 is connected to the VBAT end, the A2 pin of the POWER supply switch U604 is connected to the vbat_mcu end, the B1 pin of the POWER supply switch U604 is connected to the power_on pin, the B2 pin of the POWER supply switch U604 is grounded, the A1 pin of the POWER supply switch U604 is respectively connected to the resistor R615 and the capacitor C619, the other end of the resistor R615 is connected to the usb_vbus end, the other end of the capacitor C619 is grounded, and the C2 pin of the POWER supply switch U604 is connected to the FPIO19_power_down pin.
As shown in fig. 3, the POWER control switch further includes a high-speed processor POWER control switch, where the high-speed processor POWER control switch includes a POWER switch U601, a resistor R616, a capacitor C620, and a diode D601, where pins A1 and B1 of the POWER switch U601 are connected in parallel and then connected to the VBAT terminal, pin A2 of the POWER switch U601 is connected to the v_batt terminal, pin B2 of the POWER switch U601 is grounded, pin C1 of the POWER switch U601 is connected to the resistor R616, the capacitor C620, and a negative electrode of the diode D601, another end of the resistor R616 is connected to the usb_vbus terminal, another end of the capacitor C620 is grounded, an anode of the diode D601 is connected to the power_on_asr pin, and pin C2 of the POWER switch U601 is connected to the GPIO23_power_down_asr pin.
As shown in fig. 5, the POWER supply and ON-off control module 4 includes an ON-off circuit, the ON-off circuit includes a resistor R613, a resistor R614, a diode D603, an ESD diode E205, and a terminal TP602, the anode of the diode D603 is connected to the GPIO37_key pin, the cathode of the diode D603 is respectively connected to the resistor R613, the resistor R614, and the power_key network, the other end of the resistor R613 is connected to the power_on network, the resistor R614 is connected to the VBAT end, one end of the ESD diode E205 is respectively connected to the cathode of the diode D603 and the terminal TP602, and the other end of the ESD diode E205 is grounded.
As shown in fig. 6, the power supply and on-off control module 4 includes a low-power consumption MCU reset circuit, the low-power consumption MCU reset circuit includes a triode Q601, a collector and a base of the triode Q601 are respectively connected with an rst_mcu pin and an rst_mch1 pin of the low-power consumption MCU processor, and an emitter of the triode Q601 is grounded.
As shown in fig. 7, the POWER supply and ON-off control module 4 includes a high-speed processor reset circuit, the high-speed processor reset circuit includes a triode Q602, a collector and a base OF the triode Q602 are respectively connected with an onkey_of_hspaed_cpu pin and a power_on_hspaed_cpu pin OF the high-speed processor, and an emitter OF the triode Q602 is grounded.
Embodiment two:
according to the control circuit of the power supply and the on-off in the dual-processor system, the control circuit corresponds to the control method of the dual-processor system and comprises the following three processes.
The starting-up method of the dual-processor system specifically comprises the following steps:
a1. The potential of the power_KEY network ground is pulled down, the potential of the power_ON network is driven to be pulled down, the potential of the pin B1 of the POWER supply switch U604 is pulled down, the POWER supply switch in the POWER supply switch U604 is closed, the VBAT_MCU is powered ON, the whole low-POWER MCU processor 1 is powered ON and reset, and the startup process is completed;
a2. after the low-POWER consumption MCU processor 1 is started, when the high-speed processor 2 needs to be started, the low-POWER consumption MCU processor 1 pulls up the power_ON_ASR pin potential, a POWER supply switch U601 OF the high-speed processor 2 is closed, POWER is supplied to the high-speed processor through a V_BATT, meanwhile, the power_ON_HSPEED_CPU pin potential is pulled up, and the ONKEYN_OF_HSPEED_CPU pin potential is pulled down backwards through a triode Q602, so that the starting OF the high-speed processor 2 is completed;
a3. after the high-speed processor 2 is started, serial port information of the control signal module 3 is actively transmitted to the low-power consumption MCU processor 1 through coordination, a handshake process is executed, and starting of the dual processors is completed.
The shutdown method of the dual-processor system specifically comprises the following steps:
b1. after the high-speed processor 2 is selected to be powered off through the man-machine interaction interface, if the high-speed processor 2 is in a POWER-on state, the normally-on low-POWER MCU processor 1 informs the high-speed processor 2 through a serial port to execute a POWER-off process, after the POWER-off process of the high-speed processor 2 is completed, the low-POWER MCU processor 1 pulls up the potential of a GPIO23_POWER_DOWN_ASR pin, the POWER switch in the POWER supply switch U601 is closed, the POWER supply of the high-speed processor 2 is cut off, then the POWER-off process executed by the low-POWER MCU processor 1 pulls up the potential of the GPIO19_POWER_DOWN pin, the POWER supply switch of the low-POWER MCU processor 1 is closed, and the whole system is completely powered off;
b2. after the shutdown is selected through the man-machine interaction interface, if the high-speed processor 2 is in a shutdown state, the shutdown process of the low-power consumption MCU processor 1 is directly executed.
The double-processing mutual detection method specifically comprises the following steps:
c1. if the high-speed processor detects that the low-power consumption MCU processor 1 is abnormal, the RST_MCU pin potential is pulled down, and the low-power consumption MCU processor 1 is reset and restarted;
c2. if the low-POWER consumption MCU processor 1 monitors that the high-speed processor 2 works abnormally, the potential of the GPIO23_POWER_DOWN_ASR pin is pulled DOWN, a POWER supply switch of the high-speed processor 2 is closed, the high-speed processor 2 is powered DOWN, after the high-speed processor 2 is completely powered DOWN, a starting-up flow of the high-speed processor 2 is executed, and the high-speed processor 2 is restarted.
The circuit is suitable for a system which is normally opened by the low-power consumption MCU processor 1 and is opened only when the high-speed processor 2 is needed. The control circuit comprises a startup and shutdown circuit and a power distribution circuit. The startup circuit is controlled by a startup key, and when the startup circuit is shut down, the startup key is pressed for a long time, so that the low-power consumption MCU processor 1 can be started.
When the power is needed, the software of the low-power consumption MCU processor 1 controls the start-up key and the power switch of the high-speed processor 2 through the GPIO port, the high-speed processor 2 is started, and when the power is not needed, the high-speed processor 2 is informed to be shut down by itself through the communication interface, and the power supply of the high-speed processor 2 is shut down through the GPIO port.
When two processors work simultaneously, any one of the processors monitors that the other processor has abnormal work, the related circuits can be controlled by the GPIO ports to reset the processors with abnormal work.
When the user selects to shut down, the low-power consumption MCU processor 1 firstly notifies the high-speed processor 2 to shut down, after the high-speed processor 2 is safely shut down, the power supply of the high-speed processor 2 is cut off, then all the applications of the low-power consumption MCU processor are stopped, and the power supply of the low-power consumption MCU processor is cut off through the GPIO port.
The foregoing is a further detailed description of the invention in connection with the preferred embodiments, and it is not intended that the invention be limited to the specific embodiments described. It will be apparent to those skilled in the art that several simple deductions or substitutions may be made without departing from the spirit of the invention, and these should be considered to be within the scope of the invention.
Claims (9)
1. The control circuit based on power supply and on-off in the double-processor system comprises a low-power consumption MCU processor and a high-speed processor, and is characterized by comprising a coordination control signal module, a power supply and on-off control module, wherein the low-power consumption MCU processor and the high-speed processor are respectively connected with the coordination control signal module through serial ports and complete communication information interaction, the power supply and the on-off control module are respectively connected with the low-power consumption MCU processor and the high-speed processor and control power supply and reset of the double processor,
the starting-up method of the dual processor comprises the following steps:
a1. The potential of the power_KEY network ground is pulled down to drive the potential of the power_ON network to be pulled down, the potential of a pin B1 of a POWER supply switch U604 of the POWER supply and ON-off control module is pulled down, a POWER supply switch in the POWER supply switch U604 is closed, a VBAT_MCU is powered ON, the whole low-POWER MCU processor is powered ON and reset, and the startup process of the low-POWER MCU processor is completed;
a2. after the low-POWER consumption MCU processor is started, when the high-speed processor needs to be started, the low-POWER consumption MCU processor pulls up the POWER_ON_ASR pin potential, a POWER supply switch U601 OF the high-speed processor is closed, POWER is supplied to the high-speed processor through V_BATT, meanwhile, the POWER_ON_HSPEED_CPU pin potential OF the high-speed processor is pulled up, the ONKEYN_OF_HSPEED_CPU pin potential OF the high-speed processor is pulled down backwards through a triode Q602, and the starting OF the high-speed processor is completed;
a3. after the high-speed processor is started, the serial port of the coordination control signal module actively transmits information to the low-power consumption MCU processor, and a handshake process is executed to finish the startup of the dual processors.
2. The control circuit based on power and power on/off in a dual processor system according to claim 1, wherein the coordination control signal module comprises a communication circuit, the communication circuit comprises a resistor R604, a resistor R605, a resistor R606 and a resistor R607, the uarto_tx_mcu pin of the low power MCU processor is connected to the GPIO 35_uart3_rxd_hspaed_cpu pin of the high speed processor through the resistor R604, the uarto_rx_mcu pin of the low power MCU processor is connected to the GPIO 36_uart3_txd_hspaed_cpu pin of the high speed processor through the resistor R605, the GPIO 32_wake_by_mcu of the low power MCU processor is connected to the wake_hspaeed_cpu pin of the high speed processor through the resistor R606, and the GPIO 31_wad_mcu of the low power MCU processor is connected to the wake_hspaeed_cpu pin of the high speed processor through the resistor R606.
3. The control circuit based ON POWER supply and ON-off in a dual processor system according to claim 1, wherein the POWER supply and ON-off control module comprises a POWER supply control switch, the POWER supply control switch comprises a low-POWER consumption MCU POWER supply control switch, the low-POWER consumption MCU POWER supply control switch comprises a POWER supply switch U604, a resistor R615 and a capacitor C619, the A1 pin of the POWER supply switch U604 is connected to the VBAT terminal, the A2 pin of the POWER supply switch U604 is connected to the vbat_mcu terminal, the B1 pin of the POWER supply switch U604 is connected to the power_on pin, the B2 pin of the POWER supply switch U604 is grounded, the A1 pin of the POWER supply switch U604 is respectively connected to a resistor R615 and a capacitor C619, the other end of the resistor R615 is connected to the usb_vbus terminal, the other end of the capacitor C619 is grounded, and the C2 pin of the POWER supply switch U604 is connected to the FPIO19_power_down pin.
4. The control circuit based ON POWER supply and ON-off in a dual processor system according to claim 1, wherein the POWER supply and ON-off control module comprises a POWER supply control switch, the POWER supply control switch comprises a high-speed processor POWER supply control switch, the high-speed processor POWER supply control switch comprises a POWER supply switch U601, a resistor R616, a capacitor C620 and a diode D601, pins A1 and B1 of the POWER supply switch U601 are connected in parallel and then connected with a VBAT end, pin A2 of the POWER supply switch U601 is connected with a V_BATT end, pin B2 of the POWER supply switch U601 is grounded, pin C1 of the POWER supply switch U601 is respectively connected with a resistor R616, a capacitor C620 and a negative electrode of the diode D601, the other end of the resistor R616 is connected with a USB_VBUS end, the other end of the capacitor C620 is grounded, the positive electrode of the diode D601 is connected with a POWER_ON_pin, and pin C2 of the POWER supply switch U601 is connected with a GPIO 23_WER_DOWN_ASR_ASR pin.
5. The control circuit based ON POWER supply and POWER ON/off in the dual processor system according to claim 1, wherein the POWER supply and POWER ON/off control module comprises a POWER ON/off circuit, the POWER ON/off circuit comprises a resistor R613, a resistor R614, a diode D603, an ESD diode E205 and a terminal TP602, the positive electrode of the diode D603 is connected to a GPIO37_key pin, the negative electrode of the diode D603 is respectively connected to a resistor R613, a resistor R614 and a power_key network, the other end of the resistor R613 is connected to a power_on network, the resistor R614 is connected to a VBAT terminal, one end of the ESD diode E205 is respectively connected to the negative electrode of the diode D603 and a terminal TP602, and the other end of the ESD diode E205 is grounded.
6. The control circuit based on power supply and switching on and shutting down in a dual processor system according to claim 1, wherein the power supply and switching on and shutting down control module comprises a low power consumption MCU reset circuit, the low power consumption MCU reset circuit comprises a triode Q601, a collector and a base of the triode Q601 are respectively connected with a RST_MCU pin and a RST_MCU1 pin of the low power consumption MCU processor, and an emitter of the triode Q601 is grounded.
7. The control circuit based ON POWER supply and POWER ON/off in a dual processor system according to claim 1, wherein the POWER supply and POWER ON/off control module comprises a high-speed processor reset circuit, the high-speed processor reset circuit comprises a triode Q602, a collector and a base OF the triode Q602 are respectively connected with an ONKEYN_OF_HSPEED_CPU pin, a POWER_ON_HSPEED_CPU pin OF the high-speed processor, and an emitter OF the triode Q602 is grounded.
8. A control method based on power supply and on/off in a dual processor system implemented by using the control circuit according to any one of claims 1 to 7, wherein the control method based on power supply and on/off in a dual processor system includes a dual processor system power-off method, and the dual processor system power-off method specifically includes the following steps:
b1. after the high-speed processor is selected to be powered off through the man-machine interaction interface, if the high-speed processor is in a POWER-on state, the normally-on low-POWER MCU processor informs the high-speed processor to execute a POWER-off process through a serial port, after the POWER-off process of the high-speed processor is finished, the low-POWER MCU processor pulls up the GPIO23_POWER_DOWN_ASR pin potential, the POWER switch in the POWER supply switch U601 is closed, the POWER supply of the high-speed processor is cut off, then the POWER-off process executed by the low-POWER MCU processor pulls up the GPIO19_POWER_DOWN pin potential, the POWER supply switch of the low-POWER MCU processor is closed, and the whole system is completely powered off;
b2. after the shutdown is selected through the man-machine interaction interface, if the high-speed processor is in a shutdown state, the shutdown process of the MCU processor with low power consumption is directly executed.
9. The method for controlling power supply and power on/off in dual processor system according to claim 8, comprising a dual-process mutual detection method, wherein said dual-process mutual detection method specifically comprises the steps of:
c1. if the high-speed processor detects that the low-power consumption MCU processor is abnormal, the RST_MCU pin potential is pulled down, and the low-power consumption MCU processor is reset and restarted;
c2. if the low-POWER consumption MCU processor monitors that the high-speed processor works abnormally, the potential of the GPIO23_POWER_DOWN_ASR pin is pulled DOWN, a POWER supply switch of the high-speed processor is closed, the high-speed processor is powered DOWN, after the high-speed processor is completely powered DOWN, a starting-up flow of the high-speed processor is executed, and the high-speed processor is restarted.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110358109.2A CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110358109.2A CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113075991A CN113075991A (en) | 2021-07-06 |
| CN113075991B true CN113075991B (en) | 2023-08-29 |
Family
ID=76614633
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110358109.2A Active CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113075991B (en) |
Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4870570A (en) * | 1983-01-24 | 1989-09-26 | Sharp Kabushiki Kaisha | Control system for multi-processor |
| US6631474B1 (en) * | 1999-12-31 | 2003-10-07 | Intel Corporation | System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching |
| US6880093B1 (en) * | 2001-08-01 | 2005-04-12 | Sprint Communications Company L.P. | Low power communication device |
| CN1902565A (en) * | 2003-09-18 | 2007-01-24 | 伏尔甘·波塔尔斯公司 | Portable electronic device having high and low power processors operable in a low power mode |
| CN101661321A (en) * | 2008-08-25 | 2010-03-03 | 联想(北京)有限公司 | Computer and method for controlling operation thereof |
| CN102759983A (en) * | 2011-05-10 | 2012-10-31 | 任少华 | Computer provided with multiple work modes and operating system thereof |
| CN103176944A (en) * | 2013-03-01 | 2013-06-26 | 福州瑞芯微电子有限公司 | Low power consumption multi-core system on chip (SOC) achieved on basis of different manufacturing crafts and design method thereof |
| CN103676746A (en) * | 2013-12-20 | 2014-03-26 | 青岛歌尔声学科技有限公司 | Control circuit of startup and shutdown machine and electronic equipment |
| CN104066163A (en) * | 2014-04-24 | 2014-09-24 | 深圳市研强通信技术有限公司 | Power consumption saving device, mobile terminal and power consumption saving method |
| AU2015205867A1 (en) * | 2005-05-27 | 2015-09-17 | Codman Neuro Sciences Sarl | Circuitry for optimization of power consumption in a system employing multiple electronic components, one of which is always powered on |
| CN105045169A (en) * | 2015-06-18 | 2015-11-11 | 江苏辰汉电子科技有限公司 | Multifunctional startup and shutdown circuit and startup and shutdown method |
| CN105094283A (en) * | 2015-07-23 | 2015-11-25 | 上海新储集成电路有限公司 | Ultra-low power and high performance microprocessor and operation method thereof |
| CN108011814A (en) * | 2018-01-12 | 2018-05-08 | 河北工业大学 | A kind of multi-protocols intelligent gateway and its implementation based on arrowband Internet of Things |
| CN112286334A (en) * | 2020-10-30 | 2021-01-29 | 广州鸿博微电子技术有限公司 | Low-power-consumption power supply switching circuit for MCU and implementation method thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100498487B1 (en) * | 2003-02-08 | 2005-07-01 | 삼성전자주식회사 | Processor having a high speed control circuit and a low-speed and low-power control circuit |
| US7925900B2 (en) * | 2007-01-26 | 2011-04-12 | Microsoft Corporation | I/O co-processor coupled hybrid computing device |
-
2021
- 2021-04-01 CN CN202110358109.2A patent/CN113075991B/en active Active
Patent Citations (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4870570A (en) * | 1983-01-24 | 1989-09-26 | Sharp Kabushiki Kaisha | Control system for multi-processor |
| US6631474B1 (en) * | 1999-12-31 | 2003-10-07 | Intel Corporation | System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching |
| US6880093B1 (en) * | 2001-08-01 | 2005-04-12 | Sprint Communications Company L.P. | Low power communication device |
| CN1902565A (en) * | 2003-09-18 | 2007-01-24 | 伏尔甘·波塔尔斯公司 | Portable electronic device having high and low power processors operable in a low power mode |
| AU2015205867A1 (en) * | 2005-05-27 | 2015-09-17 | Codman Neuro Sciences Sarl | Circuitry for optimization of power consumption in a system employing multiple electronic components, one of which is always powered on |
| CN101661321A (en) * | 2008-08-25 | 2010-03-03 | 联想(北京)有限公司 | Computer and method for controlling operation thereof |
| CN102759983A (en) * | 2011-05-10 | 2012-10-31 | 任少华 | Computer provided with multiple work modes and operating system thereof |
| CN103176944A (en) * | 2013-03-01 | 2013-06-26 | 福州瑞芯微电子有限公司 | Low power consumption multi-core system on chip (SOC) achieved on basis of different manufacturing crafts and design method thereof |
| CN103676746A (en) * | 2013-12-20 | 2014-03-26 | 青岛歌尔声学科技有限公司 | Control circuit of startup and shutdown machine and electronic equipment |
| CN104066163A (en) * | 2014-04-24 | 2014-09-24 | 深圳市研强通信技术有限公司 | Power consumption saving device, mobile terminal and power consumption saving method |
| CN105045169A (en) * | 2015-06-18 | 2015-11-11 | 江苏辰汉电子科技有限公司 | Multifunctional startup and shutdown circuit and startup and shutdown method |
| CN105094283A (en) * | 2015-07-23 | 2015-11-25 | 上海新储集成电路有限公司 | Ultra-low power and high performance microprocessor and operation method thereof |
| CN108011814A (en) * | 2018-01-12 | 2018-05-08 | 河北工业大学 | A kind of multi-protocols intelligent gateway and its implementation based on arrowband Internet of Things |
| CN112286334A (en) * | 2020-10-30 | 2021-01-29 | 广州鸿博微电子技术有限公司 | Low-power-consumption power supply switching circuit for MCU and implementation method thereof |
Non-Patent Citations (1)
| Title |
|---|
| GLF76121,GLF76121S,GLF76121L Nano Current Consumed Integrated Load Switch with Reset Timer;GLF;《http://glfipower.com/products/power-reset-protection/glf76121》;20200522;第1-2页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113075991A (en) | 2021-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8977880B2 (en) | Method for managing power supply of multi-core processor system involves powering off main and slave cores when master bus is in idle state | |
| EP2189877B1 (en) | Electronic device for reducing power consumption during power off of computer motherboard | |
| CN101639724B (en) | Computer, computer power supply control device and power supply control method | |
| WO2018157689A1 (en) | Method for implementing low power consumption on standby for bluetooth security device and bluetooth security device | |
| JP2013531822A (en) | Power management method and apparatus for network access module | |
| CN101655733A (en) | Method and device for collocating uninterruptible power supply to enable computer to safely hibernate during power cut | |
| CN101872232A (en) | Controller, mainboard and computer | |
| CN108628792B (en) | Communication interface current leakage prevention system and method | |
| CN107450703A (en) | A kind of computer automatic protection electric supply installation for preventing from powering off suddenly and guard method | |
| CN110764973A (en) | Complete machine equipment power-off system and method based on identification of shutdown state of industrial control host | |
| CN111984108A (en) | Control method, circuit and system for reducing standby power consumption of computer mainboard | |
| CN106249832B (en) | Touch control all-in-one machine and power supply control method thereof | |
| CN113075991B (en) | Control circuit and method based on power supply and on-off in dual-processor system | |
| WO2024109333A1 (en) | Communication method for wifi module, and wifi module and terminal device | |
| CN105554574A (en) | Module television, low-power consumption standby method and low-power consumption standby system | |
| CN108648817B (en) | Power supply control device and patient monitor thereof | |
| CN110764398B (en) | Intelligent watch and mode switching method thereof | |
| CN108196481B (en) | Power supply adjusting method and electronic equipment | |
| CN109976490B (en) | Power supply control method and electronic equipment | |
| CN113741280A (en) | Intelligent management control device of homemade VPX framework | |
| CN104571434A (en) | Server and reboot method thereof | |
| CN114827770B (en) | Wireless sensor low-power consumption processing method based on co-processing chip | |
| CN205882833U (en) | Intelligence power | |
| CN112799496A (en) | Zero-power-consumption standby control device, method and system for computer | |
| CN111158765B (en) | Device and method for controlling running state of main control chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |