CN113075991A - Control circuit and method based on power supply and startup and shutdown in dual-processor system - Google Patents
Control circuit and method based on power supply and startup and shutdown in dual-processor system Download PDFInfo
- Publication number
- CN113075991A CN113075991A CN202110358109.2A CN202110358109A CN113075991A CN 113075991 A CN113075991 A CN 113075991A CN 202110358109 A CN202110358109 A CN 202110358109A CN 113075991 A CN113075991 A CN 113075991A
- Authority
- CN
- China
- Prior art keywords
- power
- processor
- power supply
- pin
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3293—Power saving characterised by the action undertaken by switching to a less power-consuming processor, e.g. sub-CPU
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention relates to a control circuit and a method based on power supply and startup and shutdown in a dual-processor system. The control circuit comprises a low-power-consumption MCU processor, a high-speed processor, a coordination control signal module, a power supply and a switch machine control module, wherein the low-power-consumption MCU processor and the high-speed processor are respectively connected with the coordination control signal module through serial ports and finish the interaction of communication information, and the power supply and the switch machine control module are respectively connected with the low-power-consumption MCU processor and the high-speed processor and control the power supply and the reset of the double processors. The invention realizes independent power management and on-off circuit, and effectively solves the problem that the low-power consumption MCU has no power management system; the mutual monitoring function of the dual processors can effectively ensure that the working state of the system is normal, and even under the abnormal condition, the system can automatically recover in time.
Description
Technical Field
The invention relates to the field of dual-processor control, in particular to a control circuit and a control method based on power supply and startup and shutdown in a dual-processor system.
Background
The requirement on a dual-processor system is increasing in the internet of things equipment, particularly wearable equipment. The method for effectively controlling the working states of the two systems is a problem to be solved by the dual-processor system.
For dual processor systems, it is generally composed of a powerful but power consuming processor and a moderate but low power consuming processor, usually a low power MCU. For such a dual processor system, it is simple to keep the powerful processor operational at all times, and then use the power management system to which the processor belongs to distribute power and control the other processor. The advantage of this is that the circuit is simple, but the power consumption is very large, resulting in a poor user experience. In another way, the MCU with low processing capability is always operated, and the processor with high processing capability is operated when needed. The method has the advantages of low power consumption and good user experience, but because the current MCU does not have a power management system, a perfect and efficient power management circuit needs to be built by the MCU.
Disclosure of Invention
The invention provides a control circuit and a control method based on a power supply and a power on/off function in a dual-processor system, and aims to solve the problem that in the dual-processor system in a wearable device, a low-power-consumption MCU (microprogrammed control unit) needs to be normally opened without a power supply management system, and the power supply management and the power on/off management work.
The invention provides a control circuit based on a power supply and a startup and shutdown in a dual-processor system, wherein the dual processor comprises a low-power-consumption MCU processor, a high-speed processor, a coordination control signal module, a power supply and a startup and shutdown control module, the low-power-consumption MCU processor and the high-speed processor are respectively connected with the coordination control signal module through serial ports and finish the interaction of communication information, and the power supply and the startup and shutdown control module are respectively connected with the low-power-consumption MCU processor and the high-speed processor and control the power supply and the reset of the dual processor.
As a further improvement of the invention, the coordination control signal module comprises a communication circuit, the communication circuit comprises a resistor R604, a resistor R605, a resistor R606 and a resistor R607, the UARTO _ TX _ MCU pin of the low-power MCU processor is connected with the GPIO35_ UART3_ RXDD _ HSPEED _ CPU pin of the high-speed processor through the resistor R604, the UARTO _ RX _ MCU pin of the low-power MCU processor is connected with the GPIO36_ UART3_ TXDD _ HSPEED _ CPU pin of the high-speed processor through the resistor R605, the GPIO32_ WAKED _ BY _ MCU of the low-power MCU processor is connected with the WAKER _ HSPEED _ CPU pin of the high-speed processor through the resistor R606, and the GPIO31_ WAKED _ MCU pin is connected with the WAKEY _ HSPEED _ CPU pin of the high-speed processor through the resistor R607.
As a further improvement of the present invention, the POWER supply and switch control module includes a POWER supply control switch, the POWER supply control switch includes a low POWER consumption MCU POWER supply control switch, the low POWER consumption MCU POWER supply control switch includes a POWER supply switch U604, a resistor R615 and a capacitor C619, a pin a1 of the POWER supply switch U604 is connected to a VBAT terminal, a pin a2 of the POWER supply switch U604 is connected to a VBAT _ MCU terminal, a pin B1 of the POWER supply switch U604 is connected to a POWER _ ON pin, a pin B2 of the POWER supply switch U604 is grounded, a pin a1 of the POWER supply switch U604 is respectively connected to the resistor R615 and the capacitor C619, the other end of the resistor R615 is connected to a USB _ VBUS terminal, the other end of the capacitor C619 is grounded, and a pin C2 of the POWER supply switch U604 is connected to an FPIO19_ POWER _ DOWN pin.
As a further improvement of the present invention, the POWER supply and switch control module includes a POWER supply control switch, the POWER supply control switch includes a high-speed processor POWER supply control switch, the high-speed processor POWER supply control switch includes a POWER supply switch U601, a resistor R616, a capacitor C620, and a diode D601, pins a1 and B1 of the POWER supply switch U601 are connected in parallel and then connected to a VBAT terminal, pin a2 of the POWER supply switch U601 is connected to a V _ BATT terminal, pin B2 of the POWER supply switch U601 is grounded, pin C1 of the POWER supply switch U601 is connected to the resistor R616, the capacitor C620, and the cathode of the diode D601 respectively, the other end of the resistor R616 is connected to a USB _ VBUS terminal, the other end of the capacitor C620 is grounded, the anode of the diode D601 is connected to a POWER _ ON _ ASR pin, and pin C2 of the GPIO of the POWER supply switch U601 is connected to a 23_ POWER _ ON _ ASR pin.
As a further improvement of the present invention, the POWER supply and ON-off control module includes an ON-off circuit, the ON-off circuit includes a resistor R613, a resistor R614, a diode D603, an ESD diode E205, and a terminal TP602, an anode of the diode D603 is connected to a GPIO37_ KEY pin, cathodes of the diode D603 are connected to the resistor R613, the resistor R614, and the POWER _ KEY network, respectively, another end of the resistor R613 is connected to the POWER _ ON network, the resistor R614 is connected to the VBAT terminal, one end of the ESD diode E205 is connected to a cathode of the diode D603, and the terminal TP602, respectively, and another end of the ESD diode E205 is grounded.
As a further improvement of the present invention, the power supply and the on-off control module include a low power consumption MCU reset circuit, the low power consumption MCU reset circuit includes a triode Q601, a collector and a base of the triode Q601 are respectively connected to a RST _ MCU pin and a RST _ MCU1 pin of the low power consumption MCU processor, and an emitter of the triode Q601 is grounded.
As a further improvement OF the invention, the POWER supply and switch control module comprises a high-speed processor reset circuit, the high-speed processor reset circuit comprises a triode Q602, the collector and the base OF the triode Q602 are respectively connected with an ONKEYN _ OF _ HSPEED _ CPU pin and a POWER _ ON _ HSPEED _ CPU pin OF the high-speed processor, and the emitter OF the triode Q602 is grounded.
The invention also provides a control method based on power supply and power on/off in the dual-processor system, which comprises a power on method of the dual-processor system, and specifically comprises the following steps:
pulling down the ground potential of the POWER _ KEY network to drive the POWER _ ON network to pull down the potential, pulling down the potential of a pin B1 of a POWER supply switch U604, closing a POWER switch in the POWER supply switch U604, powering ON a VBAT _ MCU, powering ON and resetting the whole low-POWER-consumption MCU processor, and completing the startup process of the low-POWER-consumption MCU processor;
a2. after the low-POWER-consumption MCU processor is started, when the high-speed processor needs to be started, the low-POWER-consumption MCU processor raises the pin potential OF POWER _ ON _ ASR, closes a POWER supply switch U601 OF the high-speed processor, supplies POWER to the high-speed processor through V _ BATT, simultaneously raises the pin potential OF POWER _ ON _ HSPEED _ CPU, and lowers the pin potential OF ONKEYN _ OF _ HSPEED _ CPU through the reverse backward pull OF a triode Q602 to complete the starting OF the high-speed processor;
a3. after the high-speed processor is started, actively sending information to the low-power-consumption MCU processor through the serial port of the coordination control signal module, executing a handshake flow, and finishing the startup of the dual processors.
As a further improvement of the present invention, the control method includes a dual-processor system shutdown method, which specifically includes the following steps:
b1. after the shutdown is selected through a man-machine interaction interface, if the high-speed processor is in a startup state, the normally-opened low-POWER-consumption MCU processor informs the high-speed processor to execute a shutdown process through a serial port, after the shutdown process of the high-speed processor is completed, the low-POWER-consumption MCU processor raises the potential of a GPIO23_ POWER _ DOWN _ ASR pin, closes a POWER switch in a POWER supply switch U601, cuts off the POWER supply of the high-speed processor, then, the shutdown process executed by the low-POWER-consumption MCU processor raises the potential of the GPIO19_ POWER _ DOWN pin after all applications are closed, closes a switch for supplying POWER to the low-POWER-consumption MCU processor, and the whole system is completely powered DOWN;
b2. after the shutdown is selected through the human-computer interaction interface, if the high-speed processor is in a shutdown state, the shutdown process of the low-power-consumption MCU processor is directly executed.
As a further improvement of the present invention, the control method comprises a double-processing mutual detection method, specifically comprising the steps of:
c1. if the high-speed processor detects that the low-power-consumption MCU processor is abnormal, pulling down the RST _ MCU pin potential, resetting and restarting the low-power-consumption MCU processor;
c2. if the low-POWER consumption MCU processor monitors that the high-speed processor works abnormally, the GPIO23_ POWER _ DOWN _ ASR pin potential is pulled DOWN, a POWER supply switch of the high-speed processor is closed, the high-speed processor is powered off, after the high-speed processor is completely powered off, the starting process of the high-speed processor is executed, and the high-speed processor is restarted.
The invention is suitable for the framework that the low-power consumption MCU in the wearable product of the dual processor is normally open, and compared with other dual processor frameworks, the invention has the following advantages and beneficial effects:
1. the invention realizes independent power management and on-off circuit, and effectively solves the problem that the low-power consumption MCU has no power management system;
2. compared with other dual-processor architectures, the invention can minimize the system power consumption and greatly improve the endurance time, thereby improving the user experience;
3. the mutual monitoring function of the dual processors can effectively ensure that the working state of the system is normal, and even if abnormal conditions occur, the system can automatically recover in time;
4. compared with other universal power management chips, the power management chip has obvious cost advantage.
Drawings
FIG. 1 is a system block diagram of a power and on/off control circuit in a dual processor system according to the present invention;
FIG. 2 is a circuit diagram of a communication circuit in the present invention;
FIG. 3 is a circuit diagram of a low power consumption MCU power control switch according to the present invention;
FIG. 4 is a circuit diagram of a high speed processor power control switch of the present invention;
FIG. 5 is a circuit diagram of a switching circuit in the present invention;
FIG. 6 is a circuit diagram of the low power consumption MCU reset circuit of the present invention;
fig. 7 is a circuit diagram of a high speed processor reset circuit of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments.
The invention relates to a circuit for controlling power supply and on-off between two processors in a dual-processor system.
The circuit is suitable for all systems composed of dual processors, and can easily control the switch states of the two processors in the system, so that the aim of flexibly configuring the working states of the dual processors according to requirements is fulfilled, and flexible means are provided for the application processing and the power consumption control.
The first embodiment is as follows:
as shown in fig. 1, the control circuit based on power supply and power on/off in the dual processor system of the present invention includes a low power consumption MCU processor 1, a high speed processor 2, a coordination control signal module 3, a power supply and power on/off control module 4, the low power consumption MCU processor 1 and the high speed processor 2 are respectively connected to the coordination control signal module 3 through serial ports and complete communication information interaction, and the power supply and power on/off control module 4 is respectively connected to the low power consumption MCU processor 1 and the high speed processor 2 and controls power supply and reset of the dual processor.
As shown in fig. 2, the two processors of the system complete interaction of various communication information, including monitoring information and on-off control information, through a serial port. Specifically, the coordination control signal module 3 includes a communication circuit, the communication circuit includes a resistor R604, a resistor R605, a resistor R606, and a resistor R607, the UARTO _ TX _ MCU pin of the low power consumption MCU processor is connected to the GPIO35_ UART3_ RXD _ HSPEED _ CPU pin of the high speed processor through the resistor R604, the UARTO _ RX _ MCU pin of the low power consumption MCU processor is connected to the GPIO36_ UART3_ TXD _ HSPEED _ CPU pin of the high speed processor through the resistor R605, the GPIO32_ WAKE _ BY _ MCU of the low power consumption MCU processor is connected to the WAKE _ HSPEED _ CPU pin of the high speed processor through the resistor R606, and the GPIO31_ WAKE _ MCU of the low power consumption MCU processor is connected to the WAKE _ BY _ HSPEED _ CPU pin of the high speed processor through the resistor R607.
As shown in FIG. 3, the power supply of the two processors controls the switch to control the power supply of the two processors through the key and the GPIO port. Specifically, the POWER supply and switch machine control module 4 includes a POWER supply control switch, the POWER supply control switch includes a low-POWER consumption MCU POWER supply control switch, the low-POWER consumption MCU POWER supply control switch includes POWER supply switch U604, resistance R615, electric capacity C619, VBAT end is connected to the a1 foot of POWER supply switch U604, VBAT _ MCU end is connected to the a2 foot of POWER supply switch U604, POWER _ ON pin is connected to the B1 foot of POWER supply switch U604, POWER supply switch U604's B2 foot ground, resistance R615 is connected respectively to the a1 foot of POWER supply switch U604, electric capacity C619, USB _ VBUS end is connected to the other end of resistance R615, electric capacity C619 other end ground, io19_ POWER _ DOWN pin is connected to the C2 foot of POWER supply switch U604.
As shown in fig. 4, the POWER control switch further includes a high-speed processor POWER control switch, the high-speed processor POWER control switch includes a POWER supply switch U601, a resistor R616, a capacitor C620, and a diode D601, pins a1 and B1 of the POWER supply switch U601 are connected in parallel and then connected to a VBAT terminal, pin a2 of the POWER supply switch U601 is connected to a V _ BATT terminal, pin B2 of the POWER supply switch U601 is grounded, pin C1 of the POWER supply switch U601 is connected to the resistor R616, the capacitor C620, and the cathode of the diode D601 respectively, the other end of the resistor R616 is connected to a USB _ VBUS terminal, the other end of the capacitor C620 is grounded, the anode of the diode D601 is connected to a POWER _ ON _ ASR pin, and pin C2 of the POWER supply switch U601 is connected to a GPIO23_ POWER _ DOWN _.
As shown in fig. 5, the POWER supply and switch machine control module 4 includes a switch machine circuit, the switch machine circuit includes a resistor R613, a resistor R614, a diode D603, an ESD diode E205, and a terminal TP602, an anode of the diode D603 is connected to a GPIO37_ KEY pin, a cathode of the diode D603 is connected to a resistor R613, a resistor R614, and a POWER _ KEY network, respectively, another end of the resistor R613 is connected to a POWER _ ON network, the resistor R614 is connected to a VBAT terminal, one end of the ESD diode E205 is connected to a cathode of the diode D603, the terminal TP602, and another end of the ESD diode E205 is grounded.
As shown in fig. 6, the power supply and switch controller module 4 includes a low power consumption MCU reset circuit, the low power consumption MCU reset circuit includes a triode Q601, a collector and a base of the triode Q601 are respectively connected to a RST _ MCU pin and a RST _ MCU1 pin of the low power consumption MCU processor, and an emitter of the triode Q601 is grounded.
As shown in fig. 7, the POWER supply and switch control module 4 includes a high speed processor reset circuit, the high speed processor reset circuit includes a transistor Q602, a collector and a base OF the transistor Q602 are respectively connected to an onkeyyn _ OF _ HSPEED _ CPU pin and a POWER _ ON _ HSPEED _ CPU pin OF the high speed processor, and an emitter OF the transistor Q602 is grounded.
Example two:
according to the control circuit of power supply and on-off in the dual-processor system, the control method of the control circuit corresponding to the dual-processor system comprises the following three processes.
The starting method of the dual-processor system specifically comprises the following steps:
pulling down the ground potential of the POWER _ KEY network to drive the POWER _ ON network to pull down the potential, pulling down the potential of a pin B1 of a POWER supply switch U604, closing a POWER switch in the POWER supply switch U604, powering ON a VBAT _ MCU, powering ON and resetting the whole low-POWER-consumption MCU processor 1, and completing the startup process of the low-POWER-consumption MCU processor 1;
a2. after the low-POWER-consumption MCU processor 1 is started, when the high-speed processor 2 needs to be started, the low-POWER-consumption MCU processor 1 raises the POWER _ ON _ ASR pin potential, closes a POWER supply switch U601 OF the high-speed processor 2, supplies POWER to the high-speed processor through V _ BATT, simultaneously raises the POWER _ ON _ HSPEED _ CPU pin potential, and reversely pulls down the ONKEYN _ OF _ HSPEED _ CPU pin potential through a triode Q602 to complete the starting OF the high-speed processor 2;
a3. after the high-speed processor 2 is started, the high-speed processor actively sends information to the low-power-consumption MCU processor 1 through the serial port of the coordination control signal module 3, executes a handshaking flow, and completes the startup of the dual processors.
The shutdown method of the dual-processor system specifically comprises the following steps:
b1. after the shutdown is selected through a man-machine interaction interface, if the high-speed processor 2 is in a startup state, the normally open low-POWER-consumption MCU processor 1 informs the high-speed processor 2 to execute a shutdown process through a serial port, after the shutdown process of the high-speed processor 2 is completed, the low-POWER-consumption MCU processor 1 raises the pin potential of a GPIO23_ POWER _ DOWN _ ASR, closes a POWER switch in a POWER supply switch U601, cuts off the POWER supply of the high-speed processor 2, then the shutdown process executed by the low-POWER-consumption MCU processor 1, after all applications are closed, raises the pin potential of the GPIO19_ POWER _ DOWN, closes a switch for supplying POWER to the low-POWER-consumption MCU processor 1, and the whole system is completely powered DOWN;
b2. after the shutdown is selected through the human-computer interaction interface, if the high-speed processor 2 is in a shutdown state, the shutdown process of the low-power-consumption MCU processor 1 is directly executed.
The double-processing mutual detection method specifically comprises the following steps:
c1. if the high-speed processor detects that the low-power-consumption MCU processor 1 is abnormal, the RST _ MCU pin potential is pulled down, and the low-power-consumption MCU processor 1 is reset and restarted;
c2. if the low-POWER consumption MCU processor 1 monitors that the high-speed processor 2 works abnormally, the GPIO23_ POWER _ DOWN _ ASR pin potential is pulled DOWN, a POWER supply switch of the high-speed processor 2 is closed, the high-speed processor 2 is powered off, after the high-speed processor 2 is completely powered off, the starting process of the high-speed processor 2 is executed, and the high-speed processor 2 is restarted.
The circuit is suitable for a system that a low-power-consumption MCU processor 1 is normally opened and a high-speed processor 2 is opened when needed. The control circuit comprises a switching circuit and a power distribution circuit. The startup circuit is controlled by the startup key, and when the MCU processor 1 is turned on, the startup key is pressed for a long time.
When the high-speed processor 2 is needed, the software of the low-power-consumption MCU processor 1 controls a power-on key and a power switch of the high-speed processor 2 through the GPIO port, the high-speed processor 2 is started, when the high-speed processor is not needed, the high-speed processor 2 is informed of self power-off through the communication interface, and a power supply of the high-speed processor 2 is closed through the GPIO port.
When the two processors work simultaneously, when any one of the two processors detects that the other processor works abnormally, the processor with the working abnormality can be reset by controlling a related circuit through the GPIO port.
When a user selects to shut down, the low-power-consumption MCU processor 1 firstly informs the high-speed processor 2 of shutting down, after the high-speed processor 2 is safely shut down, the power supply of the high-speed processor 2 is cut off, then all applications of the low-power-consumption MCU processor are stopped, and the power supply of the MCU processor is cut off through the GPIO port.
The foregoing is a more detailed description of the invention in connection with specific preferred embodiments and it is not intended that the invention be limited to these specific details. For those skilled in the art to which the invention pertains, several simple deductions or substitutions can be made without departing from the spirit of the invention, and all shall be considered as belonging to the protection scope of the invention.
Claims (10)
1. The utility model provides a control circuit based on power and switching on and shutting down in dual processor system, dual processor include low-power consumption MCU treater, high speed processor, its characterized in that, including coordinated control signal module, power and switching on and shutting down machine control module, low-power consumption MCU treater, high speed processor coordinate the control signal module and accomplish communication information's interaction through serial ports connection respectively, power and switching on and shutting down machine control module connect low-power consumption MCU treater, high speed processor respectively and control dual processor's power supply and reset.
2. The control circuit for power supply and power on/off in a dual-processor system according to claim 1, wherein the coordinated control signal module comprises a communication circuit, the communication circuit comprises a resistor R604, a resistor R605, a resistor R606, and a resistor R607, the UARTO _ TX _ MCU pin of the low power MCU processor is connected to the GPIO35_ UART3_ RXD _ HSPEED _ CPU pin of the high speed processor through the resistor R604, the UARTO _ RX _ MCU pin of the low power MCU processor is connected to the GPIO36_ UART3_ TXD _ HSPEED _ CPU pin of the high speed processor through the resistor R605, the GPIO32_ wad _ BY _ MCU of the low power MCU processor is connected to the WAKE _ HSPEED _ CPU pin of the high speed processor through the resistor R606, and the GPIO31_ wad _ MCU is connected to the hspke _ BY _ CPU pin of the high speed processor through the resistor R607.
3. The control circuit for POWER supply and POWER ON/off of a dual-processor system as claimed in claim 1, wherein the POWER supply and POWER ON/off control module comprises a POWER control switch, the POWER control switch comprises a low POWER consumption MCU POWER control switch, the low POWER consumption MCU POWER control switch comprises a POWER supply switch U604, a resistor R615 and a capacitor C619, pin a1 of the POWER supply switch U604 is connected to the VBAT terminal, pin a2 of the POWER supply switch U604 is connected to the VBAT _ MCU terminal, pin B1 of the POWER supply switch U604 is connected to the POWER _ ON pin, pin B2 of the POWER supply switch U604 is grounded, pin a1 of the POWER supply switch U604 is connected to the resistor R615 and the capacitor C619, the other end of the resistor R615 is connected to the USB _ VBUS terminal, the other end of the capacitor C619 is grounded, and pin C2 of the POWER supply switch U604 is connected to the FPIO19_ POWER _ DOWN pin.
4. The dual processor system power and on/off based control circuit of claim 1, it is characterized in that the power supply and on-off control module comprises a power supply control switch, the power supply control switch comprises a high-speed processor power supply control switch, the high-speed processor power supply control switch comprises a power supply switch U601, a resistor R616, a capacitor C620 and a diode D601, pins A1 and B1 of the power supply switch U601 are connected in parallel and then connected with a VBAT end, a pin A2 of the power supply switch U601 is connected with a V _ BATT end, the pin B2 of the power supply switch U601 is grounded, the pin C1 of the power supply switch U601 is respectively connected with the resistor R616, the capacitor C620 and the cathode of the diode D601, the other end of the resistor R616 is connected to the USB _ VBUS end, the other end of the capacitor C620 is grounded, the anode of the diode D601 is connected with a POWER _ ON _ ASR pin, and the C2 pin of the POWER supply switch U601 is connected with a GPIO23_ POWER _ DOWN _ ASR pin.
5. The dual-processor system-based control circuit for POWER supply and POWER ON/off according to claim 1, wherein the POWER supply and POWER ON/off control module includes a POWER ON/off circuit, the POWER ON/off circuit includes a resistor R613, a resistor R614, a diode D603, an ESD diode E205, and a terminal TP602, the anode of the diode D603 is connected to a GPIO37_ KEY pin, the cathode of the diode D603 is connected to a resistor R613, a resistor R614, and a POWER _ KEY network, respectively, the other end of the resistor R613 is connected to a POWER _ ON network, the resistor R614 is connected to a VBAT terminal, one end of the ESD diode E205 is connected to the cathode of the diode D603, the terminal TP602, respectively, and the other end of the ESD diode E205 is grounded.
6. The control circuit for power supply and power on/off of a dual-processor system as claimed in claim 1, wherein the power supply and power on/off control module comprises a low power consumption MCU reset circuit, the low power consumption MCU reset circuit comprises a transistor Q601, the collector and base of the transistor Q601 are respectively connected to the RST _ MCU pin and the RST _ MCU1 pin of the low power consumption MCU processor, and the emitter of the transistor Q601 is grounded.
7. The control circuit OF claim 1, wherein the POWER supply and the switch control module comprise a high speed processor reset circuit, the high speed processor reset circuit comprises a transistor Q602, a collector and a base OF the transistor Q602 are respectively connected to an onkeyyn _ OF _ HSPEED _ CPU pin and a POWER _ ON _ HSPEED _ CPU pin OF the high speed processor, and an emitter OF the transistor Q602 is grounded.
8. The control circuit according to any one of claims 1 to 7, wherein the control circuit comprises a power-on method for the dual-processor system, and the power-on and power-off control method comprises the following steps:
pulling down the ground potential of the POWER _ KEY network to drive the POWER _ ON network to pull down the potential, pulling down the potential of a pin B1 of a POWER supply switch U604, closing a POWER switch in the POWER supply switch U604, powering ON a VBAT _ MCU, powering ON and resetting the whole low-POWER-consumption MCU processor, and completing the startup process of the low-POWER-consumption MCU processor;
a2. after the low-POWER-consumption MCU processor is started, when the high-speed processor needs to be started, the low-POWER-consumption MCU processor raises the pin potential OF POWER _ ON _ ASR, closes a POWER supply switch U601 OF the high-speed processor, supplies POWER to the high-speed processor through V _ BATT, simultaneously raises the pin potential OF POWER _ ON _ HSPEED _ CPU, and lowers the pin potential OF ONKEYN _ OF _ HSPEED _ CPU through the reverse backward pull OF a triode Q602 to complete the starting OF the high-speed processor;
a3. after the high-speed processor is started, actively sending information to the low-power-consumption MCU processor through the serial port of the coordination control signal module, executing a handshake flow, and finishing the startup of the dual processors.
9. The method for controlling power supply and power on/off of a dual-processor system according to claim 8, comprising a method for powering off the dual-processor system, specifically comprising the steps of:
b1. after the shutdown is selected through a man-machine interaction interface, if the high-speed processor is in a startup state, the normally-opened low-POWER-consumption MCU processor informs the high-speed processor to execute a shutdown process through a serial port, after the shutdown process of the high-speed processor is completed, the low-POWER-consumption MCU processor raises the potential of a GPIO23_ POWER _ DOWN _ ASR pin, closes a POWER switch in a POWER supply switch U601, cuts off the POWER supply of the high-speed processor, then, the shutdown process executed by the low-POWER-consumption MCU processor raises the potential of the GPIO19_ POWER _ DOWN pin after all applications are closed, closes a switch for supplying POWER to the low-POWER-consumption MCU processor, and the whole system is completely powered DOWN;
b2. after the shutdown is selected through the human-computer interaction interface, if the high-speed processor is in a shutdown state, the shutdown process of the low-power-consumption MCU processor is directly executed.
10. The method for controlling power supply and power on/off of a dual-processor system according to claim 8, comprising a mutual detection method of dual-processing, specifically comprising the steps of:
c1. if the high-speed processor detects that the low-power-consumption MCU processor is abnormal, pulling down the RST _ MCU pin potential, resetting and restarting the low-power-consumption MCU processor;
c2. if the low-POWER consumption MCU processor monitors that the high-speed processor works abnormally, the GPIO23_ POWER _ DOWN _ ASR pin potential is pulled DOWN, a POWER supply switch of the high-speed processor is closed, the high-speed processor is powered off, after the high-speed processor is completely powered off, the starting process of the high-speed processor is executed, and the high-speed processor is restarted.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110358109.2A CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110358109.2A CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113075991A true CN113075991A (en) | 2021-07-06 |
| CN113075991B CN113075991B (en) | 2023-08-29 |
Family
ID=76614633
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110358109.2A Active CN113075991B (en) | 2021-04-01 | 2021-04-01 | Control circuit and method based on power supply and on-off in dual-processor system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113075991B (en) |
Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4870570A (en) * | 1983-01-24 | 1989-09-26 | Sharp Kabushiki Kaisha | Control system for multi-processor |
| US6631474B1 (en) * | 1999-12-31 | 2003-10-07 | Intel Corporation | System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching |
| US20040158747A1 (en) * | 2003-02-08 | 2004-08-12 | Kim Han-Jong | Processor having high-speed control circuit and low-speed and low-power control circuit and method of using the same |
| US6880093B1 (en) * | 2001-08-01 | 2005-04-12 | Sprint Communications Company L.P. | Low power communication device |
| CN1902565A (en) * | 2003-09-18 | 2007-01-24 | 伏尔甘·波塔尔斯公司 | Portable electronic device having high and low power processors operable in a low power mode |
| US20080184042A1 (en) * | 2007-01-26 | 2008-07-31 | Microsoft Corporation | I/o co-processor coupled hybrid computing device |
| CN101661321A (en) * | 2008-08-25 | 2010-03-03 | 联想(北京)有限公司 | Computer and method for controlling operation thereof |
| CN102759983A (en) * | 2011-05-10 | 2012-10-31 | 任少华 | Computer provided with multiple work modes and operating system thereof |
| CN103176944A (en) * | 2013-03-01 | 2013-06-26 | 福州瑞芯微电子有限公司 | Low power consumption multi-core system on chip (SOC) achieved on basis of different manufacturing crafts and design method thereof |
| CN103676746A (en) * | 2013-12-20 | 2014-03-26 | 青岛歌尔声学科技有限公司 | Control circuit of startup and shutdown machine and electronic equipment |
| CN104066163A (en) * | 2014-04-24 | 2014-09-24 | 深圳市研强通信技术有限公司 | Power consumption saving device, mobile terminal and power consumption saving method |
| AU2015205867A1 (en) * | 2005-05-27 | 2015-09-17 | Codman Neuro Sciences Sarl | Circuitry for optimization of power consumption in a system employing multiple electronic components, one of which is always powered on |
| CN105045169A (en) * | 2015-06-18 | 2015-11-11 | 江苏辰汉电子科技有限公司 | Multifunctional startup and shutdown circuit and startup and shutdown method |
| CN105094283A (en) * | 2015-07-23 | 2015-11-25 | 上海新储集成电路有限公司 | Ultra-low power and high performance microprocessor and operation method thereof |
| CN108011814A (en) * | 2018-01-12 | 2018-05-08 | 河北工业大学 | A kind of multi-protocols intelligent gateway and its implementation based on arrowband Internet of Things |
| CN112286334A (en) * | 2020-10-30 | 2021-01-29 | 广州鸿博微电子技术有限公司 | Low-power-consumption power supply switching circuit for MCU and implementation method thereof |
-
2021
- 2021-04-01 CN CN202110358109.2A patent/CN113075991B/en active Active
Patent Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4870570A (en) * | 1983-01-24 | 1989-09-26 | Sharp Kabushiki Kaisha | Control system for multi-processor |
| US6631474B1 (en) * | 1999-12-31 | 2003-10-07 | Intel Corporation | System to coordinate switching between first and second processors and to coordinate cache coherency between first and second processors during switching |
| US6880093B1 (en) * | 2001-08-01 | 2005-04-12 | Sprint Communications Company L.P. | Low power communication device |
| US20040158747A1 (en) * | 2003-02-08 | 2004-08-12 | Kim Han-Jong | Processor having high-speed control circuit and low-speed and low-power control circuit and method of using the same |
| CN1902565A (en) * | 2003-09-18 | 2007-01-24 | 伏尔甘·波塔尔斯公司 | Portable electronic device having high and low power processors operable in a low power mode |
| AU2015205867A1 (en) * | 2005-05-27 | 2015-09-17 | Codman Neuro Sciences Sarl | Circuitry for optimization of power consumption in a system employing multiple electronic components, one of which is always powered on |
| US20080184042A1 (en) * | 2007-01-26 | 2008-07-31 | Microsoft Corporation | I/o co-processor coupled hybrid computing device |
| CN101661321A (en) * | 2008-08-25 | 2010-03-03 | 联想(北京)有限公司 | Computer and method for controlling operation thereof |
| CN102759983A (en) * | 2011-05-10 | 2012-10-31 | 任少华 | Computer provided with multiple work modes and operating system thereof |
| CN103176944A (en) * | 2013-03-01 | 2013-06-26 | 福州瑞芯微电子有限公司 | Low power consumption multi-core system on chip (SOC) achieved on basis of different manufacturing crafts and design method thereof |
| CN103676746A (en) * | 2013-12-20 | 2014-03-26 | 青岛歌尔声学科技有限公司 | Control circuit of startup and shutdown machine and electronic equipment |
| CN104066163A (en) * | 2014-04-24 | 2014-09-24 | 深圳市研强通信技术有限公司 | Power consumption saving device, mobile terminal and power consumption saving method |
| CN105045169A (en) * | 2015-06-18 | 2015-11-11 | 江苏辰汉电子科技有限公司 | Multifunctional startup and shutdown circuit and startup and shutdown method |
| CN105094283A (en) * | 2015-07-23 | 2015-11-25 | 上海新储集成电路有限公司 | Ultra-low power and high performance microprocessor and operation method thereof |
| CN108011814A (en) * | 2018-01-12 | 2018-05-08 | 河北工业大学 | A kind of multi-protocols intelligent gateway and its implementation based on arrowband Internet of Things |
| CN112286334A (en) * | 2020-10-30 | 2021-01-29 | 广州鸿博微电子技术有限公司 | Low-power-consumption power supply switching circuit for MCU and implementation method thereof |
Non-Patent Citations (2)
| Title |
|---|
| GLF: "GLF76121,GLF76121S,GLF76121L Nano Current Consumed Integrated Load Switch with Reset Timer", 《HTTP://GLFIPOWER.COM/PRODUCTS/POWER-RESET-PROTECTION/GLF76121》 * |
| GLF: "GLF76121,GLF76121S,GLF76121L Nano Current Consumed Integrated Load Switch with Reset Timer", 《HTTP://GLFIPOWER.COM/PRODUCTS/POWER-RESET-PROTECTION/GLF76121》, 22 May 2020 (2020-05-22), pages 1 - 2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113075991B (en) | 2023-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8977880B2 (en) | Method for managing power supply of multi-core processor system involves powering off main and slave cores when master bus is in idle state | |
| WO2018157689A1 (en) | Method for implementing low power consumption on standby for bluetooth security device and bluetooth security device | |
| CN101639724B (en) | Computer, computer power supply control device and power supply control method | |
| US20100185884A1 (en) | Standby power saving system and computer power-on and power-off method thereof | |
| CN111984108B (en) | Control method, circuit and system for reducing standby power consumption of computer mainboard | |
| TW201430541A (en) | Power management circuit, server and power management method thereof | |
| CN102437917B (en) | A kind of network wake-up method, network wake-up device and computer | |
| CN106249832B (en) | Touch control all-in-one machine and power supply control method thereof | |
| CN103294159A (en) | Method and device for realizing shutdown zero power consumption of electronic equipment | |
| WO2024109333A1 (en) | Communication method for wifi module, and wifi module and terminal device | |
| CN113075991B (en) | Control circuit and method based on power supply and on-off in dual-processor system | |
| CN111397180A (en) | Low-power-consumption multi-split air conditioning unit control method and device and air conditioning unit | |
| CN106992662A (en) | Power control method and circuit and electronic equipment | |
| CN110109525A (en) | A kind of method of long-range control mainboard power-off | |
| CN111966420B (en) | Electronic device, remote control method thereof, terminal device and readable storage medium | |
| CN108196481B (en) | Power supply adjusting method and electronic equipment | |
| CN110764398A (en) | Intelligent watch and mode switching method thereof | |
| CN115407861A (en) | Target equipment power supply method, system and device and computer readable storage medium | |
| CN109976490B (en) | Power supply control method and electronic equipment | |
| CN213368158U (en) | Equipment configuration and firmware upgrading equipment based on NFC | |
| CN210006051U (en) | Control system for preventing illegal shutdown of multi-processor CT system | |
| CN104571434A (en) | Server and reboot method thereof | |
| CN114827770B (en) | Wireless sensor low-power consumption processing method based on co-processing chip | |
| CN116820897B (en) | Cluster computer operation scheduling control method | |
| CN215340751U (en) | Cluster type display and control console |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |