CN112965751B - Main control board card for frame type equipment - Google Patents
Main control board card for frame type equipment Download PDFInfo
- Publication number
- CN112965751B CN112965751B CN202110240628.9A CN202110240628A CN112965751B CN 112965751 B CN112965751 B CN 112965751B CN 202110240628 A CN202110240628 A CN 202110240628A CN 112965751 B CN112965751 B CN 112965751B
- Authority
- CN
- China
- Prior art keywords
- main control
- control board
- cpld
- backboard
- board card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 claims abstract description 46
- 238000004590 computer program Methods 0.000 claims description 4
- 238000012360 testing method Methods 0.000 abstract description 36
- 230000008569 process Effects 0.000 abstract description 18
- 238000011161 development Methods 0.000 abstract description 16
- 238000004891 communication Methods 0.000 description 11
- 230000006870 function Effects 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 5
- 230000003993 interaction Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000009423 ventilation Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000004883 computer application Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 238000011900 installation process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000011056 performance test Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
- G06F1/184—Mounting of motherboards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Human Computer Interaction (AREA)
- Quality & Reliability (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The description provides a main control board card for frame equipment, by writing execution logic into a CPLD of the main control board card in advance, the CPLD can determine a simulated state signal under the condition that the main control board card is not connected to a backboard, and a CPU judges whether the state signal determined by the CPLD is normal or not so as to determine whether the backboard and other board cards of the frame equipment are in a normal working state, and under the condition that the state signal is normal, a control system of the CPU is started normally. The CPLD is used for determining the simulated state signal, so that the main control board card can be developed and tested under the condition of being separated from the backboard, and the development and testing process is more convenient.
Description
Technical Field
The present disclosure relates to the field of computer applications, and in particular, to a main control board card for a frame device.
Background
At present, the frame type equipment comprises a main control board card, a back board and other board cards, wherein the main control board card and the other board cards are connected to the back board. In practical application of the machine frame type device, before the control system is started, a main control board central processing unit (Central Processing Unit, CPU) needs to acquire a status signal from the back board, judge whether the back board and the plurality of other boards are in a normal working state according to the acquired status signal, if so, start the control system of the main control board, and if not, not start the control system.
Before the practical application of the frame type device, a technician typically needs to develop and test the main control board card. However, the current design of the machine frame type device results in that a technician needs to develop and test the main control board card on the premise that the main control board card and other board cards are connected to the back board, which causes great inconvenience to the technician.
Disclosure of Invention
In order to solve the problem of inconvenient development and test in the related art, the specification provides a main control board card for frame equipment.
According to a first aspect of embodiments of the present specification, there is provided a main control board card for a frame device, comprising a CPU and a complex programmable logic device (Complex Programming Logic Device, CPLD);
the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, judges whether the backboard of the machine frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal, and starts a control system of the main control board card if the judgment result is yes;
after the main control board card is electrified, the CPLD determines a simulated state signal, wherein the simulated state signal represents that the backboard and other board cards connected with the backboard are in a normal working state;
and under the condition that the main control board card is not connected with the backboard, the main control board card is electrified so that technicians develop and/or test the main control board card.
According to a second aspect of embodiments of the present disclosure, there is provided a main control board card for a frame device, including a CPU and a CPLD;
the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, judges whether the backboard of the machine frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal, and starts a control system of the main control board card if the judgment result is yes;
the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board is in the second mode, determining an actual state signal provided by the backboard after the main control board is electrified;
under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode and is electrified, so that a technician can develop and/or test the main control board card; and under the condition that the main control board card is connected with the backboard, placing the CPLD in a second mode.
According to a third aspect of embodiments of the present disclosure, a control system starting method is provided, for a main control board card of a frame type device, including a CPU and a CPLD;
the CPU is configured to: after the main control board card is electrified, acquiring a state signal determined by the CPLD, and judging whether the backboard of the frame type equipment and other board cards connected with the backboard are in a normal working state according to the acquired state signal;
the CPLD is configured to: after the main control board card is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other board cards connected with the backboard are in a normal working state;
powering on the main control board card under the condition that the main control board card is not connected with the backboard; the method comprises the following steps:
the CPLD determines a simulated status signal;
the CPU acquires a state signal determined by the CPLD and judges based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card so that technicians develop and/or test the main control board card.
According to a fourth aspect of the embodiments of the present disclosure, a method for starting a control system is provided, where the control system is used for a main control board card of a frame device, and the main control board card includes a CPU and a CPLD;
the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal;
the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board card is in the second mode, acquiring an actual state signal generated by the backboard after the main control board card is electrified;
under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines a simulated status signal;
the CPU acquires a state signal determined by the CPLD and judges based on the acquired state signal;
if the judgment result is yes, starting a control system of the main control board card so that a technician can develop and/or test the main control board card;
under the condition that the main control board card is connected with the backboard, the CPLD is placed in a second mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines an actual state signal provided by the backboard;
the CPU acquires a state signal determined by the CPLD and judges based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card.
According to a third aspect of embodiments of the present specification, there is provided a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements the control system start-up method according to the third or fourth aspect of embodiments of the present specification.
In one or more embodiments of the present disclosure, by writing execution logic into the CPLD of the main control board card in advance, the CPLD may determine an analog status signal when the main control board card is not connected to the backplane, and make the CPU determine whether the status signal determined by the CPLD is normal, so as to determine whether the backplane of the machine frame device and other boards are in a normal working state, and under the condition that the status signal is normal, normally start the control system of the CPU. The CPLD is used for determining the simulated state signal, so that the main control board card can be developed and tested under the condition of being separated from the backboard, and the development and testing process is more convenient.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the disclosure.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the specification and together with the description, serve to explain the principles of the specification.
FIG. 1 is a flowchart illustrating a control system start-up method according to an exemplary embodiment of the present disclosure.
Fig. 2 is a flowchart of a control system start-up method according to another exemplary embodiment of the present description.
Fig. 3 is a flowchart of a control system start-up method shown in the present specification.
Fig. 4 is a schematic diagram of different backplate techniques shown in this specification.
Fig. 5 is a block diagram of a hardware configuration of a main control card for a frame device according to an exemplary embodiment.
Detailed Description
The machine frame type device generally comprises a back plate, a main control board card and other board cards, wherein the other board cards refer to other board cards except the back plate and the main control board card, the other board cards can be one board card or a plurality of other board cards, and the other board cards can be business board cards or board cards such as a fan board. The main control board card and one or more other board cards are all connected with the backboard through connectors. The main control board card is used for managing the machine frame type equipment, and the backboard is used for connecting a plurality of board cards and is used for information interaction between different board cards.
As a main control board card of the management center, each board card on the frame type equipment needs to be normally started after the normal work of the board card is determined. Therefore, in the starting process of the main control board card, the status signal needs to be acquired through the back board, and the status signal may include: the type of the back plate, the version of the back plate, the current slot number (the position of the main control board card on the back plate), the working state of the system fan, whether all connectors are connected or not, and the like. After judging that all the boards of the frame type equipment work normally according to the state signals, namely after judging that the state signals are normal, the control system (software system) of the main control board can be started normally.
Before the main control board card is developed and put into production, development and test (functional or performance test) are usually required for the main control board card, and in some development and test, technicians only test hardware or software of the main control board card, and do not relate to the test of the function of data interaction between the main control board card and the backboard, that is, a great part of development and test processes of the main control board card do not need participation of the backboard. However, development and testing generally require a main control board card started by a control system, and the control system of the main control board card needs a status signal provided by a back board, so that in the related art, development and testing of the main control board card can be generally performed on the premise that the main control board card and other board cards are connected to the back board, which causes inconvenience to technicians.
Specifically, the existing backboard is generally an integrated backboard, which has large volume and poor vibration resistance, so that the backboard is inconvenient to move. In addition, the manufacturing process of the backboard is complex, the structure of the connector is precise, and the backboard connector can be easily damaged due to the frequent plugging and unplugging actions in the development and testing processes; in the development and testing process, a plurality of technicians typically develop and test different functions at the same time, so that each technician needs a backboard, which increases the development and testing cost.
In the related art, in consideration of the fact that the back plate is large in size and inconvenient to move, a tooling plate with a small size is generally used for replacing the back plate in the development and testing process. The tool board stores state signals representing normal operation, so that the tool board connected with other boards is not needed, and the state signals can be generated. Therefore, the main control board card is connected with the tool board, and the state signal can be obtained to normally start the control system.
However, as the tooling plate and the main control board are connected and used as the connector, the tooling plate is used for solving the problem that the volume is large and the moving is inconvenient, but the problem that the connector of the tooling plate is easy to damage due to frequent plugging and unplugging of the main control board still exists; and still requires one tooling plate for each technician, which still makes development and testing costly.
Therefore, in one or more embodiments of the present disclosure, by writing execution logic into the CPLD of the main control board card in advance, the CPLD may determine an analog status signal when the main control board card is not connected to the backplane, and make the CPU determine whether the status signal determined by the CPLD is normal, so as to determine whether the backplane of the frame device and other boards are in a normal working state, and under the condition that the status signal is normal, normally start the control system of the CPU. The CPLD is used for determining the simulated state signal, so that the main control board card can be developed and tested under the condition of being separated from the backboard, and the development and testing process is more convenient.
Reference will now be made in detail to exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, the same numbers in different drawings refer to the same or similar elements, unless otherwise indicated. The implementations described in the following exemplary examples do not represent all implementations consistent with the present specification. Rather, they are merely examples of apparatus and methods consistent with some aspects of the present description as detailed in the accompanying claims.
The terminology used in the description presented herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the description. As used in this specification and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any or all possible combinations of one or more of the associated listed items.
It should be understood that although the terms first, second, third, etc. may be used in this specification to describe various information, these information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, the first information may also be referred to as second information, and similarly, the second information may also be referred to as first information, without departing from the scope of the present description. The word "if" as used herein may be interpreted as "at … …" or "at … …" or "responsive to a determination", depending on the context.
Next, embodiments of the present specification will be described in detail.
In one or more embodiments of the present specification, a main control board card, a CPU, and a CPLD for a frame device are disclosed. The CPU acquires a state signal determined by the CPLD after the main control board card is electrified, judges whether the backboard of the machine frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal, and starts a control system of the main control board card if the judgment result is yes; after the main control board card is electrified, the CPLD determines a simulated state signal, wherein the simulated state signal represents that the backboard and other board cards connected with the backboard are in a normal working state; and under the condition that the main control board card is not connected with the backboard, the main control board card is electrified so that technicians develop and/or test the main control board card.
In order to implement the interaction logic of the main control board card, the execution logic needs to be written into the CPLD in advance. The simulated state signal may be written in advance, or may be a state signal generated by the CPLD according to a preset logic. Under the condition that the analog state signal is written, the analog state signal can be written according to actual needs, for example, when the test master control board is more in boards of the machine frame type equipment and the load is heavy, whether all connectors in the analog state signal are accessed or not can be written as that all connectors are accessed (full-inserted signals).
The method is only used for enabling the main control board card to be separated from the backboard or the tooling board to start in the process of testing or developing the self software and hardware functions of the main control board card, but is required to be connected with the backboard when testing or developing certain functions (functions related to backboard, such as functions related to data interaction of other boards), and in this case, other execution logic needs to be written into the CPLD so that a CPU can read actual state signals sent by the backboard.
Specifically, the other execution logic is similar to that of the CPLD in the related art. The other execution logic described above may be: after the main control board is electrified, the CPLD acquires the state signal provided by the backboard and stores the state signal in a register of the CPLD, so that in the starting process of the control system, the CPU can read the state signal from the register of the CPLD and judge whether the state signal is normal or not, and under the condition that the state signal is normal, the control system can be started normally. In addition, in the actually produced product, in order to enable the user to normally use the main control board, other execution logic described above may be written in the CPLD.
Furthermore, in this embodiment, the CPLD may also write the simulated status signal to a register of the CPLD for the CPU to acquire after determining the simulated status signal.
Considering that in the related art the CPU is the status signal read from the CPLD, and the CPLD may execute the written logic before the control system is started, the CPLD is selected as the hardware for determining the simulated status signal.
In one or more embodiments of the present disclosure, a main control board card for a frame device is also disclosed, including a CPU and a CPLD; the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, judges whether the backboard of the machine frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal, and starts a control system of the main control board card if the judgment result is yes; the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board is in the second mode, determining an actual state signal provided by the backboard after the main control board is electrified; under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode and is electrified, so that a technician can develop and/or test the main control board card; and under the condition that the main control board card is connected with the backboard, placing the CPLD in a second mode.
However, unlike the first embodiment of the present disclosure, in the first embodiment, fixed logic is written into the CPLD, that is, when a technician tests different functions on the same main control board card, it may involve writing a program into the CPLD twice. To avoid this problem, in one or more embodiments of the present disclosure, by writing two modes in the CPLD in advance, the first mode and the second mode, the execution logic in the first mode and the second mode are different, so that when testing different functions, a new program is not written into the CPLD again, but is implemented by switching modes.
The default mode may be built in, that is, the CPLD executes execution logic in the default mode without adding other configurations, where the default mode may be a first mode or a second mode, and may be determined according to which mode is used more in an actual use process, for example, the number of times that the CPLD is in the first mode is more, and a technician may use the first mode as the default mode.
The mode switching or setting method can be realized through an external switching circuit, for example, the CPLD can access different storage spaces under different circuit modes, and different execution logics are stored in the different storage spaces.
The mode switch may also be implemented by inputting a preset level to the CPLD. Specifically, placing the CPLD in a first mode specifically includes: inputting a preset level to the CPLD; the preset level is a high level or a low level. Correspondingly, if the second mode is set as the default mode, then no operation is required to be performed to place the CPLD in the second mode, if the default mode is not set, then the CPLD may be placed in the second mode by inputting a level different from the preset level to the CPLD, for example, if the preset level is a high level, then the CPLD may be placed in the second mode by inputting a low level to the CPLD. In this case, the CPLD uses the input level as the set signal, and needs to determine whether the current set signal is a high level or a low level after power is turned on, determine the current mode according to the determination result, and execute the corresponding execution logic.
Specifically, the input of the preset level to the CPLD is achieved through a resistance-capacitance configuration, a switch configuration, or a jumper configuration. For example, a resistor is connected in series between a specific port and a high level, and the voltage level received by the specific port can be changed along with the change of the resistance by dividing the voltage by the resistor, so that the mode is switched by changing the resistance. For another example, a single-pole double-throw switch is added on a specific port, one side of the switch is connected with a high level, and the other side of the switch is grounded, so that the change of the input voltage of the specific port is realized through the switching of the switch, and the mode switching is realized.
In addition, the CPU controls the CPLD to redetermine the state signal under the condition that the judging result is negative, so that the system can be started normally.
In addition, on the actually produced product, the second mode can be set in the default mode, but the mode switching related circuit is not installed, so that faults caused by misoperation of a user are avoided. Other execution logic can be written in the actually produced product, so that the main control board card can be started according to an actual state signal instead of an analog state signal no matter the main control board card is not positioned on the back board in the starting process, and problems in the use process of a user are avoided.
Corresponding to the embodiment of the method, the present specification also provides a control system starting method.
As shown in fig. 1, fig. 1 is a schematic diagram illustrating a control system starting method according to an exemplary embodiment of the present disclosure, which is used for a main control board card of a frame device, and includes a CPU and a CPLD.
The CPU is configured to: after the main control board card is electrified, acquiring a state signal determined by the CPLD, and judging whether the backboard of the frame type equipment and other board cards connected with the backboard are in a normal working state according to the acquired state signal; the CPLD is configured to: after the main control board card is electrified, determining an analog state signal, wherein the analog state signal represents that the backboard and other board cards connected with the backboard are in a normal working state.
Powering on the main control board card under the condition that the main control board card is not connected with the backboard; the method comprises the following steps:
in step 102, the CPLD determines a simulated status signal.
And 104, the CPU acquires the state signal determined by the CPLD and judges based on the acquired state signal.
And 106, if the judgment result is yes, starting the control system of the main control board card so that technicians develop and/or test the main control board card.
As shown in fig. 2, fig. 2 is a control system starting method shown in the present specification according to another exemplary embodiment, and the control system starting method is used for a main control board card of a machine frame type device, and includes a CPU and a CPLD.
The CPU acquires a state signal determined by the CPLD after the main control board card is electrified, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal; the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board card is in the second mode, acquiring an actual state signal generated by the backboard after the main control board card is electrified.
Under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode, the main control board card is electrified, and the following steps are executed to start the control system:
in step 202, the CPLD determines a simulated status signal.
And 204, the CPU acquires the state signal determined by the CPLD and judges based on the acquired state signal.
And 206, if the judgment result is yes, starting a control system of the main control board card so that technicians develop and/or test the main control board card.
Under the condition that the main control board card is connected with the backboard, the CPLD is placed in a second mode, the main control board card is electrified, and the following steps are executed to start the control system:
in step 212, the CPLD determines the actual status signal provided by the backplane.
In step 214, the CPU acquires the status signal determined by the CPLD, and determines based on the acquired status signal.
And step 216, if the judgment result is yes, starting the control system of the main control board card.
The CPLD is placed in a first mode, and specifically comprises: inputting a preset level to the CPLD; the preset level is a high level or a low level. The input of the preset level to the CPLD is achieved by a resistive-capacitive configuration or a switching configuration.
In addition, the CPU controls the CPLD to redetermine the state signal under the condition that the judging result is negative, so that the system can be started normally.
For example, as shown in fig. 3, fig. 3 is a flowchart of a specific implementation manner according to the fourth aspect of the embodiment of the present specification, including the following steps:
Before executing step 302, that is, before the main control board is powered on, state signals for executing logic and simulation need to be written into the CPLD, and the CPLD is placed in a corresponding mode according to whether the current main control board is on the back board.
The specific judgment method can be as described in the above embodiment.
In step 312, control system is started.
By the method, when the main control board card is not connected with the backboard, the CPLD can provide an analog state signal for CPU starting judgment. Therefore, on the basis of not changing the original hardware structure of the main control board, the main control board can be separated from the back board to operate in the process of developing and testing the main control board, so that the cost is saved, different development and test links can be executed in parallel, the development and test efficiency is improved, the plug action between the main control board and the back board is reduced, the damage probability of the back board and the main control board for testing is reduced, and the cost is saved to a certain extent.
In addition, the present specification also describes the cause of the back plate being vulnerable to damage in the following. At present, most manufacturers adopt an orthogonal hardware architecture technology on data center-level products, and the orthogonal architecture is characterized in that service line cards and switch cards are directly connected through a backboard by 90 degrees. Compared with the traditional passive copper backboard technology, the orthogonal hardware architecture greatly shortens the high-speed signal transmission distance between the service line card and the switch matrix card, and provides a hardware architecture foundation for the high-speed signal stable transmission of the switch. As shown in fig. 4, fig. 4 is a schematic diagram of the different backplate techniques shown in this specification. Before the orthogonal frame hardware design is selected, all manufacturers basically adopt a common middle-set backboard hardware architecture, and the line cards and the switch cards are connected through connectors on the middle-set backboard to realize orthogonal connection; the front and rear of the chassis are separated into two spaces by the middle back plate, so that the greatest problem is that the ventilation and heat dissipation of the whole machine are poor; in order to solve the problem, various manufacturers design a plurality of complex heat dissipation and ventilation structures, but the problem of low ventilation and heat dissipation efficiency of the whole machine is not completely solved all the time, and meanwhile, the old connector also limits further improvement, and becomes a bottleneck for accelerating. In order to overcome the limitation brought by the middle backboard, a direct orthogonal architecture technology is provided later, namely, the middle backboard is not needed, the line cards are directly connected with the board card devices of the exchange card, so that the blocking of the middle backboard is reduced, the ventilation quantity is increased, the heat dissipation effect is good, and meanwhile, the connector of the backboard is not a bottleneck for lifting after the backboard is not needed; however, due to the design, a plurality of problems are also brought, and the line card and the exchange card can slide without the back plate as the datum line, so that the use problems of high requirements on the process precision of the chassis, easy damage to the board card in the transportation process, easy loss in the installation process, poor vibration resistance of the whole machine, high expansion difficulty and the like are brought, and the use problems cannot be avoided.
The implementation process of each step in the method is specifically shown in the functions and roles of corresponding hardware in the embodiment of the main control board card for the frame device, and will not be repeated here.
For the control system start-up method embodiment, since it basically corresponds to the main control board card embodiment for the frame device, the relevant point is only to refer to a part of the description of the main control board card embodiment for the frame device. Some or all of the steps may be selected according to actual needs to achieve the objectives of the present description solution. Those of ordinary skill in the art will understand and implement the present invention without undue burden.
In addition, as shown in fig. 5, fig. 5 shows a hardware configuration diagram of a main control board card for a frame type device, and the main control board card may include, in addition to: a processor 1010, a memory 1020, an input/output interface 1030, a communication interface 1040, and a bus 1050. Wherein processor 1010, memory 1020, input/output interface 1030, and communication interface 1040 implement communication connections therebetween within the device via a bus 1050.
The processor 1010 may be implemented by a general-purpose CPU (Central Processing Unit ), microprocessor, application specific integrated circuit (Application Specific Integrated Circuit, ASIC), or one or more integrated circuits, etc. for executing relevant programs to implement the technical solutions provided in the embodiments of the present disclosure.
The Memory 1020 may be implemented in the form of ROM (Read Only Memory), RAM (Random Access Memory ), static storage device, dynamic storage device, or the like. Memory 1020 may store an operating system and other application programs, and when the embodiments of the present specification are implemented in software or firmware, the associated program code is stored in memory 1020 and executed by processor 1010.
The input/output interface 1030 is used to connect with an input/output module for inputting and outputting information. The input/output module may be configured as a component in a device (not shown) or may be external to the device to provide corresponding functionality. Wherein the input devices may include a keyboard, mouse, touch screen, microphone, various types of sensors, etc., and the output devices may include a display, speaker, vibrator, indicator lights, etc.
It should be noted that although the above-described device only shows processor 1010, memory 1020, input/output interface 1030, communication interface 1040, and bus 1050, in an implementation, the device may include other components necessary to achieve proper operation. Furthermore, it will be understood by those skilled in the art that the above-described apparatus may include only the components necessary to implement the embodiments of the present description, and not all the components shown in the drawings.
The present embodiment also provides a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements the control system start-up method according to the third or fourth aspect of the present embodiment. The computer program may be executed by the CPU or by the CPLD.
Computer readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of storage media for a computer include, but are not limited to, phase change memory (PRAM), static Random Access Memory (SRAM), dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), read Only Memory (ROM), electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium, which can be used to store information that can be accessed by a computing device. Computer-readable media, as defined herein, does not include transitory computer-readable media (transmission media), such as modulated data signals and carrier waves.
The foregoing describes specific embodiments of the present disclosure. Other embodiments are within the scope of the following claims. In some cases, the actions or steps recited in the claims can be performed in a different order than in the embodiments and still achieve desirable results. In addition, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some embodiments, multitasking and parallel processing are also possible or may be advantageous.
Other embodiments of the present description will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. This specification is intended to cover any variations, uses, or adaptations of the specification following, in general, the principles of the specification and including such departures from the present disclosure as come within known or customary practice within the art to which the specification pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the specification being indicated by the following claims.
It is to be understood that the present description is not limited to the precise arrangements and instrumentalities shown in the drawings, which have been described above, and that various modifications and changes may be made without departing from the scope thereof. The scope of the present description is limited only by the appended claims.
The foregoing description of the preferred embodiments is provided for the purpose of illustration only, and is not intended to limit the scope of the disclosure, since any modifications, equivalents, improvements, etc. that fall within the spirit and principles of the disclosure are intended to be included within the scope of the disclosure.
Claims (8)
1. The main control board card for the frame type equipment is characterized by comprising a CPU and a CPLD;
the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal;
the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board is in the second mode, determining an actual state signal provided by the backboard after the main control board is electrified;
under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines a simulated status signal;
the CPU acquires a state signal determined by the CPLD, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state or not based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card so that a technician develops and/or tests software or hardware of the main control board card after the control system of the main control board card is started;
under the condition that the main control board card is connected with the backboard, the CPLD is placed in a second mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines an actual state signal provided by the backboard;
the CPU acquires a state signal determined by the CPLD, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state or not based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card.
2. The main control board card of claim 1, wherein the CPLD is placed in a first mode, specifically comprising:
inputting a preset level to the CPLD; the preset level is a high level or a low level.
3. The main control board card of claim 2, wherein inputting the preset level to the CPLD is accomplished by a resistive-capacitive configuration or a switching configuration.
4. The main control board card of claim 1, wherein the CPU controls the CPLD to re-determine the status signal if the determination result is no.
5. A control system starting method is characterized in that a main control board card for frame type equipment comprises a CPU and a CPLD;
the CPU acquires a state signal determined by the CPLD after the main control board card is electrified, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state according to the acquired state signal;
the CPLD is placed in a first mode or a second mode; if the main control board is in the first mode, after the main control board is electrified, determining a simulated state signal, wherein the simulated state signal represents that the backboard and other boards connected with the backboard are in a normal working state; if the main control board card is in the second mode, acquiring an actual state signal generated by the backboard after the main control board card is electrified;
under the condition that the main control board card is not connected with the backboard, the CPLD is placed in a first mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines a simulated status signal;
the CPU acquires a state signal determined by the CPLD, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state or not based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card so that a technician develops and/or tests software or hardware of the main control board card after the control system of the main control board card is started;
under the condition that the main control board card is connected with the backboard, the CPLD is placed in a second mode, the main control board card is electrified, and the following steps are executed to start the control system:
the CPLD determines an actual state signal provided by the backboard;
the CPU acquires a state signal determined by the CPLD, and judges whether the backboard of the frame type equipment and other boards connected with the backboard are in a normal working state or not based on the acquired state signal;
if the judgment result is yes, starting the control system of the main control board card.
6. The method of claim 5, wherein placing the CPLD in the first mode comprises:
inputting a preset level to the CPLD; the preset level is a high level or a low level.
7. The method of claim 5, wherein inputting the preset level to the CPLD is accomplished by a resistive-capacitive configuration or a switching configuration.
8. A computer-readable storage medium, on which a computer program is stored, which program, when executed by a processor, implements the control system start-up method according to any one of claims 5 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110240628.9A CN112965751B (en) | 2021-03-04 | 2021-03-04 | Main control board card for frame type equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110240628.9A CN112965751B (en) | 2021-03-04 | 2021-03-04 | Main control board card for frame type equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112965751A CN112965751A (en) | 2021-06-15 |
| CN112965751B true CN112965751B (en) | 2023-05-26 |
Family
ID=76276496
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110240628.9A Active CN112965751B (en) | 2021-03-04 | 2021-03-04 | Main control board card for frame type equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112965751B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018001168A1 (en) * | 2016-06-28 | 2018-01-04 | 中兴通讯股份有限公司 | Method and apparatus for managing main board card and backup board card |
| CN108415801A (en) * | 2018-03-07 | 2018-08-17 | 深圳市风云实业有限公司 | Backplane test method and computer storage media |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9030947B2 (en) * | 2012-10-12 | 2015-05-12 | Futurewei Technologies, Inc. | Methods for zero loss and nonstop packet processing during system software upgrades |
| CN103631688B (en) * | 2013-12-05 | 2017-03-08 | 迈普通信技术股份有限公司 | A kind of method and system of test interface signal |
| CN105095037A (en) * | 2015-09-11 | 2015-11-25 | 北京星网锐捷网络技术有限公司 | Wire card, backboard of wire card and wire card test method |
| CN108549042B (en) * | 2018-04-02 | 2019-12-17 | 苏州浪潮智能科技有限公司 | NVME LED detection system and detection method |
-
2021
- 2021-03-04 CN CN202110240628.9A patent/CN112965751B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2018001168A1 (en) * | 2016-06-28 | 2018-01-04 | 中兴通讯股份有限公司 | Method and apparatus for managing main board card and backup board card |
| CN108415801A (en) * | 2018-03-07 | 2018-08-17 | 深圳市风云实业有限公司 | Backplane test method and computer storage media |
Non-Patent Citations (1)
| Title |
|---|
| 单片机自动检测***的设计;王小利;董晓舟;;实验室研究与探索(第04期);第52-54页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112965751A (en) | 2021-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112417802B (en) | Method, system, equipment and storage medium for simulating storage chip | |
| CN114003528A (en) | OCP switching card, switching system and switching method | |
| CN112965751B (en) | Main control board card for frame type equipment | |
| GB2614209A (en) | Merged infrastructure for manufacturing and lifecycle management of both hardware and software | |
| CN115422091B (en) | Firmware debugging method and device, electronic equipment and storage medium | |
| CN108259895A (en) | set-top box test method, system and terminal device | |
| CN115599618B (en) | Register dynamic change-allocation verification method and device, storage medium and processor | |
| CN110532032B (en) | Startup file system detection method and related equipment | |
| CN212782723U (en) | PCIe and SATA compatible copying device | |
| CN114443445B (en) | Hard disk lighting method and device, electronic equipment and storage medium | |
| CN115712559A (en) | Method and device for testing hardware management software and electronic equipment | |
| CN114996069A (en) | Mainboard test method, device and medium | |
| CN111651308B (en) | Method and device for acquiring debugging data of DP-HDMI chip and intelligent device | |
| CN113608781A (en) | Multi-adapter compatible library file module, calling method, calling system and device | |
| CN113300964A (en) | Method, device and system for generating topological information of LED control system and storage medium | |
| CN112596983A (en) | Monitoring method for connector in server | |
| CN115983192B (en) | Verification system and method for configuring peripheral sub-card resources of verification system | |
| CN114121138B (en) | Memory voltage testing method, device, computing equipment and system | |
| CN113535494B (en) | Equipment debugging method and electronic equipment | |
| CN114064373B (en) | Test system, test method, test device and test equipment for USB platelet | |
| CN108760120A (en) | A kind of method and device of testing hard disk backboard adaptability to changes | |
| WO2023108552A1 (en) | Discovering and testing topology of peripheral component interconnect board | |
| CN108346878B (en) | Connector, server and server power supply switching method | |
| CN115963388A (en) | System for realizing circuit debugging, field programmable logic gate array and upper computer | |
| CN115858433A (en) | Method, system, device, equipment and storage medium for controlling retimer mode |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |