CN112510149B - Negative resistance device preparation method based on two-dimensional material - Google Patents

Negative resistance device preparation method based on two-dimensional material Download PDF

Info

Publication number
CN112510149B
CN112510149B CN202011421417.7A CN202011421417A CN112510149B CN 112510149 B CN112510149 B CN 112510149B CN 202011421417 A CN202011421417 A CN 202011421417A CN 112510149 B CN112510149 B CN 112510149B
Authority
CN
China
Prior art keywords
disulfide
tungsten
layer
substrate
negative resistance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011421417.7A
Other languages
Chinese (zh)
Other versions
CN112510149A (en
Inventor
黄洪伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Injoinic Technology Co Ltd
Original Assignee
Shenzhen Injoinic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Injoinic Technology Co Ltd filed Critical Shenzhen Injoinic Technology Co Ltd
Priority to CN202011421417.7A priority Critical patent/CN112510149B/en
Publication of CN112510149A publication Critical patent/CN112510149A/en
Application granted granted Critical
Publication of CN112510149B publication Critical patent/CN112510149B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N80/00Bulk negative-resistance effect devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N80/00Bulk negative-resistance effect devices
    • H10N80/01Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention provides a negative resistance device based on a two-dimensional material, which comprises a substrate, wherein a grid layer, an insulating layer, a transition metal disulfide thin film layer and a surface electrode layer are arranged on the substrate; the grid layer is used as a bottom electrode, and the surface electrode layer is a source electrode and a drain electrode which are respectively electrically connected with the transition metal disulfide thin film layer and are arranged at intervals; the regions of the transition metal disulfide thin film layer connected with the source electrode and the drain electrode are respectively a source electrode region and a drain electrode region, the channel region of the transition metal disulfide thin film layer between the source electrode region and the drain electrode region is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, and the source electrode region and the drain electrode region are both formed by molybdenum disulfide; the invention also provides a preparation method of the negative resistance device based on the two-dimensional material, the whole heterojunction grows by the three-step chemical vapor deposition process, the structure and the implementation mode of the device are simple, the cost is low, the device is compatible with the TMDS process, and the device is suitable for large-scale mass production.

Description

Negative resistance device preparation method based on two-dimensional material
[ technical field ] A method for producing a semiconductor device
The invention relates to the technology of integrated circuit devices, in particular to a method for preparing a negative resistance device based on a two-dimensional material.
[ background of the invention ]
The Negative Differential Resistance (nega) effect, an important property of the electronic field, is mainly represented by the phenomenon that the current decreases with increasing applied voltage. Because the negative resistance device has the advantages of large switching current ratio, low power consumption and the like, the negative resistance device has wide application prospect in the aspects of oscillating circuits, logic devices, wireless communication, neural networks and the like. With the continuous progress of semiconductor process, the "mole law" gradually does not have guiding significance. Before the end of "silicon-based" comes, what materials the latter "silicon-based" era needs to rely on to support has been a subject of continuing research in the semiconductor field.
The negative resistance devices are now mostly based on conventional three-dimensional bulk materials, as shown in fig. 1, showing GaAs/AlGaAs/GaAs negative resistance devices. The existing negative resistance device mainly comprises three parts, wherein GaAs is taken as a source electrode and a drain electrode of the device, a channel region of the device is AlGaAs, and the two materials with different band gaps are spliced into a heterojunction; since the bandgap of the AlGaAs in the middle is smaller than that of the electrodes, band compensation is formed. When a bias voltage is applied to the device and becomes larger, the bias voltage continuously pushes down the energy band of the drain and also causes the energy band of the channel region to be pushed down, and after the fermi level of the intermediate region reaches the conduction band from the forbidden band, since the energy level in the conduction band is discontinuous, the transport capability of electrons from the source is suppressed, and a negative resistance phenomenon occurs. The existing negative resistance devices are built according to three-dimensional materials and are matched with the existing process, but the process is continuously improved and developed, and when the existing process is ended, the existing process of the body materials is eliminated when the two-dimensional materials continue the life of a semiconductor.
Transition-metal dihalides (TMDs), a new class of materials, are receiving wide attention as a large family of two-dimensional materials due to their unique properties. Wherein molybdenum disulfide (MoS) 2 ) And tungsten disulfide (WS) 2 ) The strong stability at normal temperature and the excellent photoelectric characteristics make it the focus of research and study due to the relatively appropriate band gap.
From the two points, the novel two-dimensional material TMDS is used for designing the negative resistance device, when the later silicon-based age comes, the negative resistance device designed based on the TMDS can be well integrated with the TMDS process, and the negative resistance device plays a great role in the field of semiconductors; therefore, a negative resistance device based on a novel two-dimensional material TMDs is urgently needed.
[ summary of the invention ]
According to the preparation method of the negative resistance device based on the two-dimensional material, the two-barrier quantum well is constructed by the aid of the two-dimensional material TMDs and the molybdenum disulfide and the tungsten disulfide, the source electrode and the drain electrode are both made of the molybdenum disulfide, the middle channel region is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, the negative resistance effect is achieved by means of resonance tunneling, and the negative resistance device based on the two-dimensional material is high in stability at normal temperature.
In order to achieve the purpose of the invention, the invention adopts the technical scheme that:
the invention provides a preparation method of a negative resistance device based on a two-dimensional material, which comprises the following steps:
step one, adopting a chemical vapor deposition method, using sulfur powder and tungsten trioxide powder as precursors, adopting a silicon dioxide substrate or a silicon substrate as a substrate, respectively evaporating the sulfur powder and the tungsten trioxide powder during growth, enabling the substrate to face downwards to be placed under the tungsten trioxide precursor, and growing a single crystal tungsten disulfide sheet on the substrate;
continuing to adopt a chemical vapor deposition method, and then growing molybdenum disulfide on the single-crystal tungsten disulfide sheet by taking sulfur powder and molybdenum trioxide powder as precursors;
thirdly, on the basis of the second step, forming a continuous single-layer molybdenum disulfide film on the molybdenum disulfide by prolonging the growth time, then respectively evaporating the sulfur powder and the tungsten trioxide powder on the single-layer molybdenum disulfide film by taking the sulfur powder and the tungsten trioxide powder as precursors, and preparing the tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction by a chemical vapor deposition method;
and fourthly, transferring the tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction onto the substrate, adding a metal electrode to the heterojunction to form a source electrode, a drain electrode and a grid electrode of the negative group device, and finishing the preparation of the negative resistance device. Further, in the first step, the evaporation temperatures of the sulfur powder and the tungsten trioxide powder are respectively 120 ℃ and 900 ℃;
the negative resistance device comprises a substrate, wherein a grid layer, an insulating layer, a transition metal disulfide thin film layer and a surface electrode layer are sequentially and layer-wise superposed on the substrate from bottom to top; the grid layer is used as a bottom electrode, and the surface electrode layer comprises a source electrode and a drain electrode which are respectively and electrically connected with the transition metal disulfide thin film layer and are arranged at intervals; the regions of the transition metal disulfide thin film layer connected with the source electrode and the drain electrode are a source region and a drain region respectively, the channel region of the transition metal disulfide thin film layer between the source region and the drain region is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, and the source region and the drain region are both formed by molybdenum disulfide; the channel region between the source region and the drain region is composed of tungsten disulfide, molybdenum disulfide and tungsten disulfide from left to right in sequence.
Further, in the third step, the evaporation temperatures of the sulfur powder and the molybdenum trioxide powder are 120 ℃ and 900 ℃, respectively.
Further, in the first step, a 300nm silicon dioxide substrate or a silicon substrate is adopted as the substrate.
Further, in the first step, the size of the crystal domain of the single crystal tungsten disulfide sheet grown on the substrate is 60-100 um.
Furthermore, the insulating layer is a hafnium oxide layer using a high-K dielectric, so that the grid control capability is enhanced.
The beneficial effects of the invention are:
in the invention, the middle channel region of the transition metal disulfide thin film layer connected with the source electrode and the drain electrode is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, the negative resistance effect is realized by utilizing a resonant tunneling mode, and the stability is stronger at normal temperature.
And the whole tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction grows by a three-step chemical vapor deposition process, the structure and the implementation mode of the device are simple, the cost is low, the process is simple, the device is compatible with a TMDS process, the device is suitable for large-scale mass production, the cost can be saved by mass production, and the device is beneficial to large-scale integration.
[ description of the drawings ]
FIG. 1 is a schematic structural view of a conventional GaAs/AlGaAs/GaAs negative resistance device;
FIG. 2 is a MoS of the present invention 2 A schematic structure diagram of a negative resistance device;
FIG. 3 shows WS under AFM in the present invention 2 /MoS 2 An image of the heterojunction;
fig. 4 is a working principle diagram of the negative resistance effect in the present invention.
[ detailed description ] embodiments
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein, but rather construed as limited to the embodiments set forth herein. Next, the present invention is described in detail by using schematic diagrams, and in the detailed description of the embodiments of the present invention, the cross-sectional views illustrating the device structure are not enlarged partially according to the general scale for convenience of illustration, and the schematic diagrams are only examples, which should not limit the scope of the present invention.
A negative resistance device based on two-dimensional materials is shown in figure 2 and comprises a substrate 1, wherein a grid layer 2, an insulating layer 3, a transition metal disulfide thin film layer 4 and a surface electrode layer are sequentially and layer-wise stacked on the substrate 1 from bottom to top; the gate layer is a metal gate, and the substrate is a 300nm silicon dioxide substrate or a silicon substrate. The grid layer is used as a bottom electrode, and the surface electrode layer comprises a source electrode 5 and a drain electrode 6 which are respectively and electrically connected with the transition metal disulfide thin film layer 4 and are arranged at intervals; the regions of the transition metal disulfide thin film layer connected with the source electrode 5 and the drain electrode 6 are a source region and a drain region respectively, the channel region of the transition metal disulfide thin film layer between the source region and the drain region is a tungsten disulfide 7/molybdenum disulfide 8/tungsten disulfide 9 heterojunction, and the source region and the drain region are both formed by molybdenum disulfide; the insulating layer 3 is a hafnium oxide layer using a high-K dielectric, which is convenient for enhancing the gate control capability.
Wherein, the whole tungsten disulfide 7/molybdenum disulfide 8/tungsten disulfide 9 heterojunction is prepared by growth through a three-step Chemical Vapor Deposition (CVD) process.
The corresponding preparation method of the negative resistance device based on the two-dimensional material comprises the following steps:
step one, adopting a chemical vapor deposition method (CVD), and using sulfur (S) powder and tungsten trioxide (WO) 3 ) The powder was used as a precursor, using a 300nm silicon dioxide Substrate (SiO) 2 ) Or a silicon substrate (Si) as a substrate, and sulfur (S) and tungsten trioxide (WO) during the growth 3 ) Powder evaporation, sulfur (S) and tungsten trioxide (WO) respectively 3 ) The evaporation temperatures of the powders were 120 ℃ and 900 ℃ respectively, with the substrate placed face down on tungsten trioxide (WO) 3 ) Growing a single crystal tungsten disulfide sheet (WS) with a crystal domain size of 60-100um on a substrate under a precursor 2 );
Continuing to adopt a chemical vapor deposition method (CVD), and then applying a tungsten disulfide single crystal (WS) 2 ) Above, with sulfur (S) powder and molybdenum trioxide (MoO) 3 ) Growth of molybdenum disulfide (MoS) from powder as precursor 2 );
Step three, then, on the basis of step two, by prolonging the growth time, in molybdenum disulfide (MoS) 2 ) Form a continuous single-layer molybdenum disulfide film (MoS) 2 ) And then a single layer of molybdenum disulfide film is coated again with sulfur (S) powder and tungsten trioxide (WO) 3 ) The powders are evaporated as precursors, sulphur (S) powder and tungsten trioxide (WO) respectively 3 ) The evaporation temperatures of the powders were 120 ℃ and 900 ℃ respectively; preparing tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction by Chemical Vapor Deposition (CVD); as shown in fig. 3, the prepared tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction structure is shown.
Step four, then, the tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction (WS) 2 /MoS 2 /WS 2 ) And transferring the heterojunction on the substrate, adding a metal electrode on the heterojunction to form a source electrode, a drain electrode and a grid electrode of the negative group device, and finishing the preparation of the negative resistance device.
As shown in fig. 4, the operating principle of the negative resistance device is as follows: due to tungsten disulfide (WS) 2 ) Possesses specific molybdenum disulfide (MoS) 2 ) Larger band gap, tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction (WS) in channel region 2 /MoS 2 /WS 2 ) A quantum well is formed. Molybdenum disulfide (MoS) intermediate to heterojunction 2 ) Discrete energy levels are formed under the action of local action, as shown in part a of fig. 4, when a bias voltage is applied to the negative resistance device, the bias voltage presses down the fermi level of the drain of the negative resistance device, and simultaneously, the fermi level of the quantum well is reduced, and as the applied bias voltage continues to increase, the energy of the discrete energy levels in the quantum well is consistent with the energy of the fermi level of the source region of the negative resistance device. At the moment, the requirement of resonant tunneling is met, a large amount of electrons in the source region penetrate through the channel region to reach the drain electrode of the device, so that the negative resistance device can show large channel current, then when the applied voltage is continuously increased, the Fermi level of the quantum well is further reduced, the energy of discrete energy levels in the quantum well is not matched with the Fermi level of the source region, the free electrons are greatly hindered from being transported due to the existence of the quantum well, the current of the negative resistance device is sharply reduced, and the negative resistance phenomenon can occur。
In the embodiment, the middle channel region of the transition metal disulfide thin film layer connected with the source electrode and the drain electrode is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, the negative resistance effect is realized by utilizing a resonant tunneling mode, and the stability is high at normal temperature. And the whole tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction grows by a two-step chemical vapor deposition process, the structure and the implementation mode of the device are simple, the cost is low, the process is simple, the device is compatible with a TMDS process, the device is suitable for large-scale mass production, the cost can be saved by mass production, and the device is beneficial to large-scale integration.
The above-mentioned embodiments are only preferred embodiments of the present invention, and the scope of the present invention is not limited by these embodiments, except for the cases listed in the specific embodiments; all equivalent changes in the shape, structure and principle of the invention should be covered by the protection scope of the invention.

Claims (6)

1. A preparation method of a negative resistance device based on a two-dimensional material is characterized by comprising the following steps:
firstly, adopting a chemical vapor deposition method, using sulfur powder and tungsten trioxide powder as precursors, adopting a silicon dioxide substrate or a silicon substrate as a substrate, respectively evaporating the sulfur powder and the tungsten trioxide powder during growth, enabling the substrate to be placed under a tungsten trioxide precursor in a face-down mode, and growing a single-crystal tungsten disulfide sheet on the substrate;
continuing to adopt a chemical vapor deposition method, and then growing molybdenum disulfide on the single-crystal tungsten disulfide sheet by taking sulfur powder and molybdenum trioxide powder as precursors;
thirdly, on the basis of the second step, forming a continuous single-layer molybdenum disulfide film on the molybdenum disulfide by prolonging the growth time, then respectively evaporating the sulfur powder and the tungsten trioxide powder on the single-layer molybdenum disulfide film by taking the sulfur powder and the tungsten trioxide powder as precursors, and preparing the tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction by a chemical vapor deposition method;
transferring the tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction to the substrate, adding a metal electrode to the heterojunction to form a source electrode, a drain electrode and a grid electrode of the negative group device, and finishing the preparation of the negative resistance device;
the negative resistance device comprises a substrate, wherein a grid layer, an insulating layer, a transition metal disulfide thin film layer and a surface electrode layer are sequentially and layer-wise superposed on the substrate from bottom to top; the grid layer is used as a bottom electrode, and the surface electrode layer comprises a source electrode and a drain electrode which are respectively and electrically connected with the transition metal disulfide thin film layer and are arranged at intervals; the regions of the transition metal disulfide thin film layer connected with the source electrode and the drain electrode are a source region and a drain region respectively, the channel region of the transition metal disulfide thin film layer between the source region and the drain region is a tungsten disulfide/molybdenum disulfide/tungsten disulfide heterojunction, and the source region and the drain region are both formed by molybdenum disulfide; the channel region between the source region and the drain region is composed of tungsten disulfide, molybdenum disulfide and tungsten disulfide from left to right in sequence.
2. The method for preparing a negative resistance device based on a two-dimensional material as claimed in claim 1, wherein in the first step, the evaporation temperatures of the sulfur powder and the tungsten trioxide powder are 120 ℃ and 900 ℃, respectively.
3. The method for preparing a negative resistance device based on two-dimensional material as claimed in claim 1, wherein in said third step, the evaporation temperature of the sulfur powder and the molybdenum trioxide powder is 120 ℃ and 900 ℃ respectively.
4. The method for preparing a negative resistance device based on a two-dimensional material as claimed in claim 1, wherein in said first step, said substrate is a 300nm silicon dioxide substrate or a silicon substrate.
5. The method for preparing a negative resistance device based on a two-dimensional material as claimed in claim 1, wherein in said step one, the size of the crystal domain of the single crystal tungsten disulfide sheet grown on the substrate is 60-100 um.
6. The method as claimed in claim 1, wherein the insulating layer is a hafnium oxide layer using a high-K dielectric.
CN202011421417.7A 2020-12-07 2020-12-07 Negative resistance device preparation method based on two-dimensional material Active CN112510149B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011421417.7A CN112510149B (en) 2020-12-07 2020-12-07 Negative resistance device preparation method based on two-dimensional material

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011421417.7A CN112510149B (en) 2020-12-07 2020-12-07 Negative resistance device preparation method based on two-dimensional material

Publications (2)

Publication Number Publication Date
CN112510149A CN112510149A (en) 2021-03-16
CN112510149B true CN112510149B (en) 2022-09-02

Family

ID=74971270

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011421417.7A Active CN112510149B (en) 2020-12-07 2020-12-07 Negative resistance device preparation method based on two-dimensional material

Country Status (1)

Country Link
CN (1) CN112510149B (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100609699B1 (en) * 2004-07-15 2006-08-08 한국전자통신연구원 2-terminal semiconductor device using abrupt metal-insulator transition semiconductor material
CN104409498A (en) * 2014-12-10 2015-03-11 上海电机学院 Graphene differential negative resistance transistor
CN107039587A (en) * 2017-03-31 2017-08-11 东南大学 Negative differential resistance and preparation method based on black phosphorus/rhenium disulfide hetero-junctions
KR101853588B1 (en) * 2017-08-01 2018-04-30 성균관대학교산학협력단 Semiconductor device, photoelectronic device, and method of manufacturing transition metal dichalcogenide thin film
KR20200073688A (en) * 2018-12-14 2020-06-24 한국과학기술원 Flexible thin film transistor using two dimensional semicondoctor material
CN111850509A (en) * 2020-07-28 2020-10-30 江南大学 Method for preparing transition metal chalcogenide planar heterojunction by in-situ control method

Also Published As

Publication number Publication date
CN112510149A (en) 2021-03-16

Similar Documents

Publication Publication Date Title
KR102100415B1 (en) Tunneling device and method of manufacturing the same
TWI644436B (en) Iii-v group compound semiconductor wires, field effect transistor, and switching element
CN109411544B (en) Transition metal chalcogenide transistor and preparation method thereof
WO2015022777A1 (en) Tunnel field-effect transistor, method for manufacturing same, and switch element
CN109196651B (en) Field effect transistor structure and manufacturing method thereof
EP3134919B1 (en) Tunable barrier transistors for high power electronics
Liao et al. MoS 2 dual-gate transistors with electrostatically doped contacts
CN110931563A (en) Flexible molybdenum disulfide transistor and manufacturing method
US20200144405A1 (en) Semiconductor device and method of manufacturing the same
CN104201211A (en) Base region gradient P<+>-N-N<+> type SiC ultrafast recovery diode manufactured on 4H type single crystal silicon carbide epitaxial layer and process
Noborisaka et al. Electrical characterizations of InGaAs nanowire-top-gate field-effect transistors by selective-area metal organic vapor phase epitaxy
CN111969058A (en) Molybdenum disulfide field effect transistor and preparation method and application thereof
CN109585567A (en) High-performance indium gallium zinc oxygroup double-layer structure thin film transistor (TFT) and preparation method thereof
CN108417636A (en) A kind of two-dimensional phase becomes field-effect transistor and preparation method thereof
CN112510149B (en) Negative resistance device preparation method based on two-dimensional material
CN110148626A (en) Polarization doping InN base tunneling field-effect transistor and preparation method thereof
CN109817703A (en) High on-off ratio graphene hetero junction field effect pipe and preparation method thereof
CN105762178A (en) Ferroelectric field effect transistor based on GeSn material, and preparation method for ferroelectric field effect transistor
JPH06196720A (en) Single electron transistor
CN111540786B (en) Molybdenum disulfide nanobelt, preparation method thereof and electrode material of field effect transistor
CN107919400B (en) InSe transistor and preparation method thereof
CN108231871B (en) MoS (MoS) 2 Base quantum well type modulation doped field effect transistor and preparation method thereof
Yoshida et al. Selective-Area Growth of Vertical InGaAs Nanowires on Ge for Transistor Applications
TW201216461A (en) Semiconductor substrate and insulated gate type field effect transistor
CN105070755A (en) Type-II heterojunction tunneling field-effect transistor based on SiGeSn-GeSn material

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant