CN112349785B - 电阻场板电导调制场效应mos器件及其制备方法 - Google Patents
电阻场板电导调制场效应mos器件及其制备方法 Download PDFInfo
- Publication number
- CN112349785B CN112349785B CN202011232183.1A CN202011232183A CN112349785B CN 112349785 B CN112349785 B CN 112349785B CN 202011232183 A CN202011232183 A CN 202011232183A CN 112349785 B CN112349785 B CN 112349785B
- Authority
- CN
- China
- Prior art keywords
- groove
- field plate
- layer
- trench
- mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005669 field effect Effects 0.000 title claims abstract description 32
- 238000002360 preparation method Methods 0.000 title claims abstract description 9
- 238000005530 etching Methods 0.000 claims abstract description 23
- 239000000463 material Substances 0.000 claims description 53
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 46
- 229920005591 polysilicon Polymers 0.000 claims description 43
- 239000000758 substrate Substances 0.000 claims description 36
- 238000000034 method Methods 0.000 claims description 20
- 238000005468 ion implantation Methods 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 238000009792 diffusion process Methods 0.000 claims description 7
- 230000001590 oxidative effect Effects 0.000 claims description 6
- 238000013461 design Methods 0.000 abstract description 10
- 239000004065 semiconductor Substances 0.000 abstract description 9
- 230000000903 blocking effect Effects 0.000 abstract description 6
- 230000005684 electric field Effects 0.000 abstract description 6
- 238000005516 engineering process Methods 0.000 abstract description 6
- 238000009826 distribution Methods 0.000 abstract description 5
- 239000012535 impurity Substances 0.000 abstract description 5
- 230000009286 beneficial effect Effects 0.000 abstract description 3
- 238000011161 development Methods 0.000 abstract description 3
- 238000012545 processing Methods 0.000 abstract description 3
- 230000008569 process Effects 0.000 description 10
- 230000015556 catabolic process Effects 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 238000011065 in-situ storage Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 229910052698 phosphorus Inorganic materials 0.000 description 4
- 239000011574 phosphorus Substances 0.000 description 4
- 239000000243 solution Substances 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000008021 deposition Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 239000002210 silicon-based material Substances 0.000 description 3
- 239000000969 carrier Substances 0.000 description 2
- 230000008094 contradictory effect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008570 general process Effects 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 238000009279 wet oxidation reaction Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical compound [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000003754 machining Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- -1 phosphorus ions Chemical class 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/405—Resistive arrangements, e.g. resistive or semi-insulating field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/744—Gate-turn-off devices
- H01L29/745—Gate-turn-off devices with turn-off by field effect
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
本发明提供了一种电阻场板电导调制场效应MOS器件及其制备方法,本发明提供的电阻场板电导调制场效应MOS器件,在槽栅MOS器件的基础上,于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板,在槽栅结构控制MOS沟道的通断的同时,通过半绝缘电阻场板调节漂移区中的杂质浓度,进而调制导通态漂移区电导和截止态高压阻断电场分布,可以获得更低的导通电阻特性;同时,本发明提供的电阻场板电导调制场效应MOS器件制备方法,在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺,利于结构小型化设计和高密度化设计,更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。
Description
技术领域
本发明属于半导体器件及集成电路技术领域,尤其是涉及一种电阻场板电导调制场效应MOS器件及其制备方法。
背景技术
半导体器件,尤其是高压硅功率器件,其承受耐压的漂移区击穿电压和导通电阻的优化设计是互相影响和相互矛盾的,获得高击穿电压一般就很难获得低的导通电阻,当然这不包括承受耐压的漂移区在器件导通时存在少子或非平衡双载流子大注入调制的情况,如绝缘栅双极型晶体管(IGBT)、P-I-N二极管(PIN)和门控晶闸管(GTO)等器件。一般在300V以上的高压半导体硅器件中,有一部分导通电阻都由该器件高压漂移区占据,这种情况随着工作电压的增加也越来越严重,这就是非少子调制型功率器件最著名的击穿电压2.5次方与漂移区导通电阻成正比的硅理论限制。
为了降低高压情况下非少子调制型功率器件漂移区导通电阻,近十几年来,业界针对传统的器件元胞结构提出了一些在保持击穿电压不变条件下降低导通电阻的方法和器件元胞结构,最著名的是基于半导体PN结RESURF二维电场原理和电荷平衡原则改进的超结(Super Junction)结构的器件。
目前已知的超结或者类似超结效果的结构有三类:第一类是基于PN结的结构;第二类是在第一类PN结结构基础上,替换其中的P型或N型区为极高介电常数介质材料,此极高介电常数介质材料可以包括沿替换P型或N型区界面一层薄的普通常用介电常数介质材料;第三类也是在第一类PN结结构基础上,替换其中的P型或N型区为沿替换P型或N型区界面一层薄的普通常用介电常数介质材料及半绝缘材料层结构,起到电阻场板作用的结构。
但是,第二类类似超结效果的结构还没有大的研究进展,无论是高介电常数介质材料方案还是半绝缘材料层结构都还没有实验结果或者具体的实现方案,如何在现有超结结构的基础上实现高耐压和更低导通电阻的高压硅功率器件如MOS器件是目前急需解决的问题。
发明内容
鉴于以上所述现有技术的缺点,本发明的目的在于提供一种电阻场板电导调制场效应MOS器件的技术方案,用于解决上述技术问题。
为实现上述目的及其他相关目的,本发明提供一种电阻场板电导调制场效应MOS器件,包括:
衬底;
外延层,设置在所述衬底上;
MOS源极区,设置在所述外延层中且位于所述外延层的顶部;
MOS沟道区,设置在所述外延层中且位于所述MOS源极区之下;
槽栅结构,设置在所述外延层的顶部,且垂直覆盖所述MOS源极区与所述MOS沟道区;
半绝缘电阻场板结构,设置在所述外延层中且与所述衬底电连接,位于所述槽栅结构之下且与所述槽栅结构电连接;
其中,所述外延层中形成有沟槽,所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底;所述半绝缘电阻场板结构和所述槽栅结构沿着所述沟槽的底部到顶部方向依次设置在所述沟槽中;
沿着所述沟槽的槽壁向内,所述半绝缘电阻场板结构包括场板介质层和半绝缘电阻场板层,所述槽栅结构包括栅介质层、第一槽栅层及第二槽栅层;所述第二槽栅层与所述半绝缘电阻场板层电连接;在所述沟槽的底部,所述半绝缘电阻场板层与所述衬底电连接。
进一步地,所述电阻场板电导调制场效应MOS器件还包括:
MOS沟道接触区,设置在所述外延层的顶部中,与所述MOS沟道区接触。
进一步地,所述电阻场板电导调制场效应MOS器件还包括:
源极电极,设置在所述MOS沟道接触区上,且与所述MOS沟道接触区两侧的所述MOS源极区电连接;
漏极电极,设置在所述衬底远离所述外延层的一侧;
栅极电极,设置在所述槽栅结构上且所述槽栅结构电连接。
此外,为实现上述目的及其他相关目的,本发明还提供一种电阻场板电导调制场效应MOS器件的制备方法,包括步骤:
提供衬底,并在所述衬底上形成外延层;
在所述外延层的顶部内形成MOS沟道区、MOS源极区及MOS沟道接触区;
形成沟槽,所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底;
沿着所述沟槽的底部到顶部方向,在所述沟槽中依次形成半绝缘电阻场板结构和槽栅结构,所述半绝缘电阻场板结构与所述槽栅结构电连接,且所述半绝缘电阻场板结构远离所述槽栅结构的一端与所述衬底电连接;
形成源极电极、漏极电极及栅极电极;
其中,沿着所述沟槽的底部到顶部方向,在所述沟槽中依次形成所述半绝缘电阻场板结构和所述槽栅结构的步骤包括:
对所述沟槽的底部及侧壁进行氧化,形成场板介质层;
刻蚀去除所述沟槽底部的场板介质层;
在所述沟槽中填充形成半绝缘电阻场板层,所述沟槽的顶部未完全填满,所述沟槽顶部的剩余部分至少穿过所述MOS沟道区;
刻蚀去除所述沟槽顶部剩余部分的侧壁的场板介质层;
对所述沟槽顶部剩余部分的侧壁及底部进行氧化,形成栅介质层;
沿着所述沟槽的槽壁向内,在所述沟槽顶部剩余部分中依次形成第一槽栅层及第二槽栅层,且所述第二槽栅层的底部与所述半绝缘电阻场板层电连接;
所述半绝缘电阻场板层和残留的所述场板介质层构成所述半绝缘电阻场板结构,所述第一槽栅层、所述第二槽栅层及所述栅介质层构成所述槽栅结构。
进一步地,在所述外延层的顶部内形成所述MOS沟道区、所述MOS源极区及所述MOS沟道接触区的步骤包括:
进行第一次离子注入和第一次离子扩散,在所述外延层的顶部内形成所述MOS沟道区;
进行第二次离子注入,形成所述MOS源极区,所述MOS源极区位于所述MOS沟道区之上;
进行第三次离子注入,形成所述MOS沟道接触区,所述MOS沟道接触区与所述MOS沟道区接触。
进一步地,在所述沟槽中形成所述半绝缘电阻场板层的步骤包括:
向所述沟槽中填充半绝缘多晶硅材料;
刻蚀去除所述沟槽中填充的部分半绝缘多晶硅材料,暴露出所述沟槽的顶部,所述沟槽的暴露部分至少穿过所述MOS沟道区;
其中,所述沟槽的暴露部分即为所述沟槽顶部的剩余部分。
进一步地,沿着所述沟槽的槽壁向内,在所述沟槽顶部剩余部分中依次形成所述第一槽栅层及所述第二槽栅层的步骤包括:
形成第一掺杂多晶硅材料,所述第一掺杂多晶硅材料至少覆盖所述沟槽顶部剩余部分的底部及侧壁;
刻蚀去除所述沟槽顶部剩余部分底部的第一掺杂多晶硅材料和栅介质层,露出所述半绝缘电阻场板层的顶部;
在所述第一掺杂多晶硅材料上形成第二掺杂多晶硅材料,所述第二掺杂多晶硅材料至少填满所述沟槽顶部的剩余部分;
刻蚀所述第二掺杂多晶硅材料和所述第一掺杂多晶硅材料,分别形成所述第二槽栅层及所述第一槽栅层。
如上所述,本发明的电阻场板电导调制场效应MOS器件及其制备方法具有以下有益效果:
1)、在槽栅MOS器件的基础上,于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板,在槽栅结构控制MOS沟道的通断的同时,通过半绝缘电阻场板调节漂移区中的杂质浓度,进而调制导通态漂移区电导和截止态高压阻断电场分布,可以获得更低的导通电阻特性;
2)、在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺,利于结构小型化设计和高密度化设计,更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。
附图说明
图1显示为本发明中电阻场板电导调制场效应MOS器件的结构示意图。
图2显示为本发明中电阻场板电导调制场效应MOS器件的制备方法的步骤示意图。
图3-图21显示为本发明中电阻场板电导调制场效应MOS器件的制备方法的工艺流程图。
附图标号说明
1—衬底,2—外延层,20、20'—氧化层,21—MOS沟道区,22—MOS源极区,23—MOS沟道接触区,3—半绝缘电阻场板结构,4—槽栅结构,30—半绝缘多晶硅材料,31—场板介质层,32—半绝缘电阻场板层,401—第一掺杂多晶硅材料,402—第二掺杂多晶硅材料,41—栅介质层,42—第一槽栅层,43—第二槽栅层,50—隔离介质层,5—源极电极,T—沟槽。
具体实施方式
发明人研究发现:在目前的超结结构器件或者类超结结构器件中,器件的击穿电压与导通电阻的矛盾关系的优化已经陷入了瓶颈,在保持击穿电压不变条件下进一步降低导通电阻变得越来越困难。
基于此,本发明提出一种电阻场板电导调制场效应MOS器件的技术方案:在槽栅MOS器件的基础上,于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板,通过该半绝缘电阻场板调制导通态漂移区电导和截止态高压阻断电场分布,获得更低的导通电阻。
以下通过特定的具体实例说明本发明的实施方式,本领域技术人员可由本说明书所揭露的内容轻易地了解本发明的其他优点与功效。本发明还可以通过另外不同的具体实施方式加以实施或应用,本说明书中的各项细节也可以基于不同观点与应用,在没有背离本发明的精神下进行各种修饰或改变。
请参阅图1至图21。需要说明的是,本实施例中所提供的图示仅以示意方式说明本发明的基本构想,遂图示中仅显示与本发明中有关的组件而非按照实际实施时的组件数目、形状及尺寸绘制,其实际实施时各组件的型态、数量及比例可为一种随意的改变,且其组件布局型态也可能更为复杂。本说明书所附图示所绘示的结构、比例、大小等,均仅用以配合说明书所揭示的内容,以供熟悉此技术的人士了解与阅读,并非用以限定本发明可实施的限定条件,故不具技术上的实质意义,任何结构的修饰、比例关系的改变或大小的调整,在不影响本发明所能产生的功效及所能达成的目的下,均应仍落在本发明所揭示的技术内容得能涵盖的范围内。
如图1所示,本发明实施例提供一种电阻场板电导调制场效应MOS器件,其包括:
衬底1;
外延层2,设置在衬底1上;
MOS源极区22,设置在外延层2中且位于外延层2的顶部;
MOS沟道区21,设置在外延层2中且位于MOS源极区22之下;
槽栅结构4,设置在外延层2的顶部,且垂直覆盖MOS源极区22与MOS沟道区21;
半绝缘电阻场板结构3,设置在外延层2中且与衬底1电连接,位于槽栅结构4之下且与槽栅结构4电连接;
其中,外延层2中形成有沟槽,沟槽垂直穿过MOS源极区22、MOS沟道区21以及外延层2至衬底1;半绝缘电阻场板结构3和槽栅结构4沿着沟槽的底部到顶部方向依次设置在沟槽中。
详细地,如图1所示,沿着沟槽的槽壁向内,半绝缘电阻场板结构3包括场板介质层31和半绝缘电阻场板层32,槽栅结构4包括栅介质层41、第一槽栅层42及第二槽栅层43;第二槽栅层43与半绝缘电阻场板层32电连接;在沟槽的底部,半绝缘电阻场板层32与衬底1电连接。
更详细地,如图1所示,所述电阻场板电导调制场效应MOS器件还包括:
MOS沟道接触区23,设置在外延层2的顶部中,与MOS沟道区21接触。
更详细地,如图1所示,所述电阻场板电导调制场效应MOS器件还包括:
源极电极5,设置在MOS沟道接触区23上,且与MOS沟道接触区23两侧的MOS源极区22电连接;
漏极电极(图中未示出),设置在衬底1远离外延层2的一侧;
栅极电极(图中未示出),设置在槽栅结构4上且槽栅结构4电连接。
同时,如图2所示,本发明还提供一种电阻场板电导调制场效应MOS器件的制备方法,其包括步骤:
S1、提供衬底1,并在衬底1上形成外延层2;
S2、在外延层2的顶部内形成MOS沟道区21、MOS源极区22及MOS沟道接触区23;
S3、形成沟槽T,沟槽T垂直穿过MOS源极区22、MOS沟道区21以及外延层2至衬底1;
S4、沿着沟槽T的底部到顶部方向,在沟槽T中依次形成半绝缘电阻场板结构3和槽栅结构4,半绝缘电阻场板结构3与槽栅结构4电连接,且半绝缘电阻场板结构3远离槽栅结构4的一端与衬底1电连接;
S5、形成源极电极5、漏极电极及栅极电极。
下面以N沟道高压MOS器件为例来说明本技术方案的实施,且其它能实现本发明内容的方式不应被认为与本方案是不同的方案,相对应的P沟道高压MOS器件与N沟道MOS器件结构上是等同的,掺杂不同,工艺需要根据P型、N型杂质工艺特性不同做一定调整即可实现,对本行业一般技术员是熟知的,不应认为是不受本发明约束。以下例子描述所述工艺皆为现有成熟工艺,不做非常详细的细节描述,本行业一般技术员是理解和明白的。
详细地,如图3所示,在步骤S1中,提供衬底1作为MOS器件的漏极区,其为N型掺杂的半导体材料(如硅、碳化硅、砷化镓等);在衬底1上形成外延层2,作为MOS器件的漂移区,外延层2同样为N型掺杂的半导体材料。
其中,衬底1为重掺杂,外延层2为轻掺杂;外延层2的厚度可视情况灵活设计,如针对300V的击穿电压,外延片2的厚度可设计为20μm。
详细地,在步骤S1与步骤S2之间,所述电阻场板电导调制场效应MOS器件的制备方法还包括步骤:采用行业通行方法在外延层2上形成光刻对位标识,便于后续工艺步骤的对准。
详细地,如图4所示,在步骤S1与步骤S2之间,所述电阻场板电导调制场效应MOS器件的制备方法还包括步骤:采用通用工艺对外延层2的顶部进行氧化获得氧化层20,如950℃湿氧化20分钟,获得约60nm±10nm厚的氧化层20。
详细地,如图5-图7所示,在外延层2的顶部内形成MOS沟道区21、MOS源极区22及MOS沟道接触区23的步骤S2进一步包括:
S21、如图5所示,进行第一次离子注入和第一次离子扩散,在外延层2的顶部内形成MOS沟道区21;
S22、如图6所示,第二次离子注入,形成MOS源极区22,MOS源极区22位于MOS沟道区21之上;
S23、如图7所示,进行第三次离子注入,形成MOS沟道接触区23,MOS沟道接触区23与MOS沟道区21接触。
更详细地,如图5所示,在步骤S21中,先进行第一次离子注入,如100Kev、5×1013cm-2的硼离子注入,而后在惰性气体的保护下进行第一次离子扩散,如1050℃、90min的离子扩散,在外延层2的顶部内形成P型掺杂的MOS沟道区21。
更详细地,如图6所示,在步骤S22中,先进行源区光刻,使用光刻胶做屏蔽掩膜,再进行第二次离子注入,如170kev、5×1015cm-2的砷离子注入,形成MOS源极区22。
更详细地,如图7所示,在步骤S23中,先进行沟道接触区光刻,使用光刻胶做屏蔽掩膜,再进行第三次离子注入,如80kev、3×1015cm-2的硼离子注入,形成MOS沟道接触区23,MOS沟道接触区23与MOS沟道区21接触。
其中,当MOS沟道区21的杂质浓度足够形成电连接(欧姆接触)时,MOS沟道接触区23可以省略,在此不再赘述。
详细地,如图8所示,在步骤S2与步骤S3之间,所述电阻场板电导调制场效应MOS器件的制备方法还包括步骤:为保持较浅的结深位置,充分利用外延层2,采用低压力化学气相沉积工艺(LPCVD)在氧化层20上形成一层450nm±50nm的氧化层,以增加氧化层20的厚度,最终形成的氧化层命名为氧化层20',为后面沟槽T的刻蚀硬掩蔽层做准备。
详细地,在步骤S3中,先使用光刻机和对应光刻板曝光出沟槽T的位置,再进行干法刻蚀,刻蚀形成沟槽T,沟槽T垂直穿过氧化层20'、MOS源极区22、MOS沟道区21以及外延层2深入至衬底1,如图9所示。
其中,沟槽T具体的参数(包括沟槽T的数目、深度及宽度)需要根据高压MOS器件的工作电压,并根据工艺实施能力而设计,设计过程中需同时考虑同一沟槽T内后续形成的半绝缘电阻场板结构3和槽栅结构4的尺寸以及MOS需要的最佳面积;在本发明的一可选实施例中,沟槽T的深度为22μm,宽度为1.5~2μm。
详细地,如图10-图16所示,沿着沟槽T的底部到顶部方向,在沟槽T中依次形成半绝缘电阻场板结构3和槽栅结构4的步骤S4进一步包括:
S41、如图10所示,对沟槽T的底部及侧壁进行氧化,形成场板介质层31;
S42、如图11所示,刻蚀去除沟槽T底部的场板介质层31;
S43、如图12-图13所示,在沟槽T中填充形成半绝缘电阻场板层32,沟槽T的顶部未完全填满,沟槽T的顶部剩余部分至少穿过MOS沟道区21;
S44、刻蚀去除沟槽T的顶部剩余部分的侧壁的场板介质层31;
S45、对沟槽T的顶部剩余部分的侧壁及底部进行氧化,形成栅介质层41;
S46、沿着沟槽T的槽壁向内,在沟槽T的顶部剩余部分中依次形成第一槽栅层42及第二槽栅层43,且第二槽栅层43的底部与半绝缘电阻场板层32电连接;
其中,半绝缘电阻场板层32和残留的场板介质层31构成半绝缘电阻场板结构3,第一槽栅层42、第二槽栅层43及栅介质层41构成槽栅结构4。
更详细地,如图10所示,在步骤S41中,采用通用工艺对沟槽T的底部及侧壁进行氧化,获得场板介质层31,如950℃、90min的湿氧化,获得约200nm±10nm厚的场板介质层31。
更详细地,如图11所示,在步骤S42中,采用各向异性的干法刻蚀去除沟槽T底部的场板介质层31,但保留沟槽T侧壁的场板介质层31。
更详细地,如图12-图13所示,在沟槽T中形成半绝缘电阻场板层32的步骤S43进一步包括:
S431、如图12所示,向沟槽T中填充半绝缘多晶硅材料30,如采用低压化学气相沉积工艺,沉积厚度为1.1μm±0.1μm;
S432、如图13所示,先反向刻蚀半绝缘多晶材料30,露出半绝缘多晶材料30下面的氧化层20',再继续刻蚀去除沟槽T中填充的部分半绝缘多晶硅材料30,暴露出沟槽T的顶部部分,且沟槽T的顶部暴露部分至少穿过MOS沟道区21;
其中,沟槽T的顶部暴露部分即为沟槽T的剩余部分,沟槽T中剩余的半绝缘多晶硅材料30即为半绝缘电阻场板层32;在刻蚀沟槽T中填充的部分半绝缘多晶硅材料30时,需要控制好刻蚀深度,正好或略过一点,使得后续形成的槽栅结构4在垂直方向上能覆盖双扩散形成的MOS沟道区21,保证MOS沟道区21受槽栅结构4控制导通和关断。
更详细地,如图14所示,在步骤S44中,刻蚀去除沟槽T的顶部剩余部分的侧壁的场板介质层3,如采用各向同性的湿法刻蚀腐蚀掉200nm厚的场板介质层31。
更详细地,如图15所示,在步骤S45中,对沟槽T的顶部剩余部分的侧壁及底部进行氧化,形成栅介质层41,栅介质层41作为槽栅结构4的氧化介质层,如采用950℃、125min的掺氯干氧化形成80-100nm的优质的栅介质层41。
更详细地,如图16-图18所示,沿着沟槽T的槽壁向内,在沟槽T的顶部剩余部分中依次形成第一槽栅层42及第二槽栅层43的步骤S46进一步包括:
S461、如图16所示,形成第一掺杂多晶硅材料401,第一掺杂多晶硅材料401至少覆盖沟槽T顶部剩余部分的底部及侧壁;
S462、如图17所示,刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401和栅介质层41,露出半绝缘电阻场板层32的顶部;
S463、如图18所示,在第一掺杂多晶硅材料401上形成第二掺杂多晶硅材料402,第二掺杂多晶硅材料402至少填满沟槽T顶部剩余部分;
S464、如图19所示,刻蚀氧化层20'上的第二掺杂多晶硅材料402和第一掺杂多晶硅材料401,分别形成第二槽栅层43及第一槽栅层42。
进一步地,如图16所示,在步骤S461中,沉积形成第一掺杂多晶硅材料401,第一掺杂多晶硅材料401至少分布覆盖在沟槽T顶部剩余部分的底部及侧壁上,如可采用低压化学气相原位磷掺杂沉积形成厚度为450-600nm的第一掺杂多晶硅材料401,若没有原位掺杂设备,可以沉积完多晶硅材料后进行一次磷扩散掺杂。
进一步地,如图17所示,在步骤S462中,刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401和栅介质层41,露出半绝缘电阻场板层32的顶部,再使用各向异性的干法刻蚀去除沟槽T顶部剩余部分底部的第一掺杂多晶硅材料401及其下的栅介质层41。
进一步地,如图18所示,在步骤S463中,在第一掺杂多晶硅材料401上沉积形成第二掺杂多晶硅材料402,第二掺杂多晶硅材料402至少填满沟槽T的顶部剩余部分,如可采用低压化学气相原位磷掺杂沉积形成厚度为500-650nm的第二多晶硅材料402,若没有原位掺杂设备也没有关系,可以将沟槽T的顶部剩余部分封闭起来,进行100KeV、5×1015cm-2磷离子注入。
进一步地,如图19所示,在步骤S464中,对沉积形成的第二掺杂多晶硅材料402和第一掺杂多晶硅材料401进行光刻和干法刻蚀,刻蚀形成槽栅结构4的图形,得到第二槽栅层43及第一槽栅层42。
其中,刻蚀第二掺杂多晶硅材料402,形成第二槽栅层43;刻蚀第一掺杂多晶硅材料401,形成第一槽栅层42;第二槽栅层43的底部与半绝缘电阻场板层32电连接。
详细地,在步骤S5中,先在氧化层20'及槽栅结构4上沉积形成隔离介质层,后在隔离介质层中开出源极接触孔和栅极接触孔,再沉积金属层并光刻金属层,形成源极电极和栅极电极;在衬底1远离外延层2的一侧上沉积金属层,形成漏极电极。
更详细地,如图20-图21所示,先在氧化层20'及槽栅结构4上沉积形成隔离介质层50,后在隔离介质层50中开出源极接触孔,再沉积金属层并光刻金属层,形成源极电极5。可以理解的是,栅极电极的形成工艺与此类似,在此不再赘述。
最终,得到如图21所示的电阻场板电导调制场效应MOS器件,本发明的电阻场板电导调制场效应MOS器件在槽栅MOS器件的基础上,于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板,在槽栅结构控制MOS沟道的通断的同时,通过半绝缘电阻场板调制导通态漂移区电导和截止态高压阻断电场分布,能获得更低的导通电阻,数值计算表明,在同等工艺及设计参数条件下,相对于第一代PN结型超结器件,本发明的电阻场板电导调制场效应MOS器件的电流输出能力可以提升70%~105%;同时,在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺,利于结构小型化设计和高密度化设计。
此外,需要说明的是,上述实施例的步骤中省略了众所周知的、明显的行业通用清洗等简单过程与条件,这对于本领域的一般技术人员是周知的,这里不再具体详细进行说明;对于一般本专业技术人员来说,该结构的适应性改变,也可以应用于少子小注入情况下的二极管、肖特基二极管及三极管的集电区等耐压漂移区的设计。
综上所述,本发明提供的电阻场板电导调制场效应MOS器件及其制备方法中,在槽栅MOS器件的基础上,于漂移区中增设一个同时与槽栅结构和漏极结构电连接的半绝缘电阻场板,在槽栅结构控制MOS沟道的通断的同时,通过半绝缘电阻场板调节漂移区中的杂质浓度,进而调制导通态漂移区电导和截止态高压阻断电场分布,可以获得更低的导通电阻特性;同时,在工艺上采用了基于深槽刻蚀的现代2.5维立体加工工艺,利于结构小型化设计和高密度化设计,更适应现代集成半导体器件More than Moore(超越摩尔)的发展方向。
上述实施例仅例示性说明本发明的原理及其功效,而非用于限制本发明。任何熟悉此技术的人士皆可在不违背本发明的精神及范畴下,对上述实施例进行修饰或改变。因此,举凡所属技术领域中具有通常知识者在未脱离本发明所揭示的精神与技术思想下所完成的一切等效修饰或改变,仍应由本发明的权利要求所涵盖。
Claims (7)
1.一种电阻场板电导调制场效应MOS器件,其特征在于,包括:
衬底;
外延层,设置在所述衬底上;
MOS源极区,设置在所述外延层中且位于所述外延层的顶部;
MOS沟道区,设置在所述外延层中且位于所述MOS源极区之下;
槽栅结构,设置在所述外延层的顶部,且垂直穿过所述MOS源极区与所述MOS沟道区;
半绝缘电阻场板结构,设置在所述外延层中且与所述衬底电连接,位于所述槽栅结构之下且与所述槽栅结构电连接;
其中,所述外延层中形成有沟槽,所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底;所述半绝缘电阻场板结构和所述槽栅结构沿着所述沟槽的底部到顶部方向依次设置在所述沟槽中;
沿着所述沟槽的槽壁向内,所述半绝缘电阻场板结构包括场板介质层和半绝缘电阻场板层,所述槽栅结构包括栅介质层、第一槽栅层及第二槽栅层;所述第二槽栅层与所述半绝缘电阻场板层电连接;在所述沟槽的底部,所述半绝缘电阻场板层与所述衬底电连接。
2.根据权利要求1所述的电阻场板电导调制场效应MOS器件,其特征在于,所述电阻场板电导调制场效应MOS器件还包括:
MOS沟道接触区,设置在所述外延层的顶部中,与所述MOS沟道区接触。
3.根据权利要求2所述的电阻场板电导调制场效应MOS器件,其特征在于,所述电阻场板电导调制场效应MOS器件还包括:
源极电极,设置在所述MOS沟道接触区上,且与所述MOS沟道接触区两侧的所述MOS源极区电连接;
漏极电极,设置在所述衬底远离所述外延层的一侧;
栅极电极,设置在所述槽栅结构上且与所述槽栅结构电连接。
4.一种电阻场板电导调制场效应MOS器件的制备方法,其特征在于,包括步骤:
提供衬底,并在所述衬底上形成外延层;
在所述外延层的顶部内形成MOS沟道区、MOS源极区及MOS沟道接触区;
形成沟槽,所述沟槽垂直穿过所述MOS源极区、所述MOS沟道区以及所述外延层至所述衬底;
沿着所述沟槽的底部到顶部方向,在所述沟槽中依次形成半绝缘电阻场板结构和槽栅结构,所述半绝缘电阻场板结构与所述槽栅结构电连接,且所述半绝缘电阻场板结构远离所述槽栅结构的一端与所述衬底电连接;
形成源极电极、漏极电极及栅极电极;
其中,沿着所述沟槽的底部到顶部方向,在所述沟槽中依次形成所述半绝缘电阻场板结构和所述槽栅结构的步骤包括:
对所述沟槽的底部及侧壁进行氧化,形成场板介质层;
刻蚀去除所述沟槽底部的场板介质层;
在所述沟槽中填充形成半绝缘电阻场板层,所述沟槽的顶部未完全填满,所述沟槽顶部的剩余部分至少穿过所述MOS沟道区;
刻蚀去除所述沟槽顶部剩余部分的侧壁的场板介质层;
对所述沟槽顶部剩余部分的侧壁及底部进行氧化,形成栅介质层;
沿着所述沟槽的槽壁向内,在所述沟槽顶部剩余部分中依次形成第一槽栅层及第二槽栅层,且所述第二槽栅层的底部与所述半绝缘电阻场板层电连接;
所述半绝缘电阻场板层和残留的所述场板介质层构成所述半绝缘电阻场板结构,所述第一槽栅层、所述第二槽栅层及所述栅介质层构成所述槽栅结构。
5.根据权利要求4所述的电阻场板电导调制场效应MOS器件的制备方法,其特征在于,在所述外延层的顶部内形成所述MOS沟道区、所述MOS源极区及所述MOS沟道接触区的步骤包括:
进行第一次离子注入和第一次离子扩散,在所述外延层的顶部内形成所述MOS沟道区;
进行第二次离子注入,形成所述MOS源极区,所述MOS源极区位于所述MOS沟道区之上;
进行第三次离子注入,形成所述MOS沟道接触区,所述MOS沟道接触区与所述MOS沟道区接触。
6.根据权利要求5所述的电阻场板电导调制场效应MOS器件的制备方法,其特征在于,在所述沟槽中形成所述半绝缘电阻场板层的步骤包括:
向所述沟槽中填充半绝缘多晶硅材料;
刻蚀去除所述沟槽中填充的部分半绝缘多晶硅材料,暴露出所述沟槽的顶部,所述沟槽的暴露部分至少穿过所述MOS沟道区;
其中,所述沟槽的暴露部分即为所述沟槽顶部的剩余部分。
7.根据权利要求6所述的电阻场板电导调制场效应MOS器件的制备方法,其特征在于,沿着所述沟槽的槽壁向内,在所述沟槽顶部剩余部分中依次形成所述第一槽栅层及所述第二槽栅层的步骤包括:
形成第一掺杂多晶硅材料,所述第一掺杂多晶硅材料至少覆盖所述沟槽顶部剩余部分的底部及侧壁;
刻蚀去除所述沟槽顶部剩余部分底部的第一掺杂多晶硅材料和栅介质层,露出所述半绝缘电阻场板层的顶部;
在所述第一掺杂多晶硅材料上形成第二掺杂多晶硅材料,所述第二掺杂多晶硅材料至少填满所述沟槽顶部的剩余部分;
刻蚀所述第二掺杂多晶硅材料和所述第一掺杂多晶硅材料,分别形成所述第二槽栅层及所述第一槽栅层。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011232183.1A CN112349785B (zh) | 2020-11-06 | 2020-11-06 | 电阻场板电导调制场效应mos器件及其制备方法 |
US17/925,322 US20240038853A1 (en) | 2020-11-06 | 2021-04-26 | Mos device with resistive field plate for realizing conductance modulation field effect and preparation method thereof |
PCT/CN2021/089923 WO2022095347A1 (zh) | 2020-11-06 | 2021-04-26 | 电阻场板电导调制场效应mos器件及其制备方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011232183.1A CN112349785B (zh) | 2020-11-06 | 2020-11-06 | 电阻场板电导调制场效应mos器件及其制备方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112349785A CN112349785A (zh) | 2021-02-09 |
CN112349785B true CN112349785B (zh) | 2022-02-08 |
Family
ID=74429277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011232183.1A Active CN112349785B (zh) | 2020-11-06 | 2020-11-06 | 电阻场板电导调制场效应mos器件及其制备方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20240038853A1 (zh) |
CN (1) | CN112349785B (zh) |
WO (1) | WO2022095347A1 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112349785B (zh) * | 2020-11-06 | 2022-02-08 | 中国电子科技集团公司第二十四研究所 | 电阻场板电导调制场效应mos器件及其制备方法 |
CN115295627B (zh) * | 2022-08-25 | 2023-09-05 | 中国电子科技集团公司第二十四研究所 | 高压功率半导体器件及其制造方法 |
CN118335611A (zh) * | 2024-01-09 | 2024-07-12 | 润新微电子(大连)有限公司 | 含可变电势多场板结构的器件及其制备方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8378416B2 (en) * | 2008-12-01 | 2013-02-19 | Maxpower Semiconductor, Inc. | MOS-gated power devices, methods, and integrated circuits |
US8809949B2 (en) * | 2009-06-17 | 2014-08-19 | Infineon Technologies Austria Ag | Transistor component having an amorphous channel control layer |
JP5436241B2 (ja) * | 2010-01-25 | 2014-03-05 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US8643097B2 (en) * | 2011-08-09 | 2014-02-04 | United Microelectronics Corporation | Trench-gate metal oxide semiconductor device and fabricating method thereof |
CN104576730B (zh) * | 2013-10-16 | 2017-03-29 | 上海华虹宏力半导体制造有限公司 | 超级结器件及其制造方法 |
CN104051540B (zh) * | 2014-07-03 | 2019-03-12 | 肖胜安 | 超级结器件及其制造方法 |
CN104103694A (zh) * | 2014-07-25 | 2014-10-15 | 苏州东微半导体有限公司 | 一种沟槽型绝缘栅场效应晶体管及其制造方法 |
CN104701380B (zh) * | 2014-12-23 | 2017-05-03 | 电子科技大学 | 一种双向mos型器件及其制造方法 |
DE102016114229B3 (de) * | 2016-08-01 | 2017-12-07 | Infineon Technologies Austria Ag | Transistorbauelement mit einer zwei schichten umfassenden feldelektrodeund sein herstellverfahren |
CN107994075B (zh) * | 2016-10-26 | 2020-10-16 | 深圳尚阳通科技有限公司 | 沟槽栅超结器件及其制造方法 |
CN109427881A (zh) * | 2017-08-23 | 2019-03-05 | 深圳尚阳通科技有限公司 | 具有屏蔽栅的沟槽栅mosfet及制造方法 |
JP7374795B2 (ja) * | 2020-02-05 | 2023-11-07 | 株式会社東芝 | 半導体装置 |
CN112349785B (zh) * | 2020-11-06 | 2022-02-08 | 中国电子科技集团公司第二十四研究所 | 电阻场板电导调制场效应mos器件及其制备方法 |
-
2020
- 2020-11-06 CN CN202011232183.1A patent/CN112349785B/zh active Active
-
2021
- 2021-04-26 WO PCT/CN2021/089923 patent/WO2022095347A1/zh active Application Filing
- 2021-04-26 US US17/925,322 patent/US20240038853A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20240038853A1 (en) | 2024-02-01 |
WO2022095347A1 (zh) | 2022-05-12 |
CN112349785A (zh) | 2021-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112349785B (zh) | 电阻场板电导调制场效应mos器件及其制备方法 | |
US20150179764A1 (en) | Semiconductor device and method for manufacturing same | |
CN112713184B (zh) | 具有屏蔽栅的沟槽栅mosfet及其制造方法 | |
JP2012069991A (ja) | 超接合デバイスの製造方法 | |
US20160020308A1 (en) | Edge Termination Structure Having a Termination Charge Region Below a Recessed Field Oxide Region | |
US9853099B1 (en) | Double diffused metal oxide semiconductor device and manufacturing method thereof | |
CN108447911B (zh) | 一种深浅沟槽半导体功率器件及其制备方法 | |
CN112864246B (zh) | 超结器件及其制造方法 | |
CN112349786B (zh) | 介质共用的电阻场板场效应mos器件及其制备方法 | |
CN112397591A (zh) | 包含ldmos晶体管的半导体器件及制作方法 | |
CN117727634B (zh) | 金属氧化物半导体器件及其制备方法 | |
US11658239B2 (en) | Semiconductor device and fabrication method thereof | |
KR20200079318A (ko) | Ldmos 소자 및 그 제조 방법 | |
JP2006093459A (ja) | トレンチゲート型半導体装置およびその製造方法 | |
US11728423B2 (en) | Integrated planar-trench gate power MOSFET | |
CN113964176B (zh) | 半导体结构及其形成方法 | |
CN114284149A (zh) | 一种屏蔽栅沟槽场效应晶体管的制备方法 | |
CN110164957B (zh) | 高压半导体介质耐压终端 | |
CN113284944A (zh) | 嵌埋式柵极顶面接触的场效晶体管结构及其制造方法 | |
TWI804234B (zh) | 半導體結構及其形成方法 | |
TWI817719B (zh) | 半導體結構及其形成方法 | |
TWI824342B (zh) | 半導體結構及其形成方法 | |
US20220130969A1 (en) | Power device with a contact hole on a sloped ild region | |
CN108231682A (zh) | 半导体器件及其形成方法 | |
TW201727756A (zh) | 橫向擴散金屬氧化半導體元件及其製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |