CN112331128B - Array substrate and display device - Google Patents

Array substrate and display device Download PDF

Info

Publication number
CN112331128B
CN112331128B CN202011401548.9A CN202011401548A CN112331128B CN 112331128 B CN112331128 B CN 112331128B CN 202011401548 A CN202011401548 A CN 202011401548A CN 112331128 B CN112331128 B CN 112331128B
Authority
CN
China
Prior art keywords
sub
pixel
pixels
display
array substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011401548.9A
Other languages
Chinese (zh)
Other versions
CN112331128A (en
Inventor
何孝金
葛先进
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN202011401548.9A priority Critical patent/CN112331128B/en
Priority to PCT/CN2020/137094 priority patent/WO2022116279A1/en
Publication of CN112331128A publication Critical patent/CN112331128A/en
Application granted granted Critical
Publication of CN112331128B publication Critical patent/CN112331128B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2074Display of intermediate tones using sub-pixels

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Electroluminescent Light Sources (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

In the array substrate and the display device disclosed by the application, the array substrate comprises a pixel unit, and the pixel unit comprises a display pixel; the display pixels include a first display pixel and a second display pixel; the first display pixels and the second display pixels are vertically arranged and respectively comprise first sub-pixels, second sub-pixels and third sub-pixels; the sub-elements in the first display pixels are vertically arranged into the first sub-pixels, the second sub-pixels and the third sub-pixels in sequence, the sub-elements in the second display pixels are vertically arranged into the first sub-pixels, the third sub-pixels and the second sub-pixels in sequence, the charging difference among the sub-pixels can be reduced by changing the arrangement sequence of the sub-pixels in the display pixels, the brightness difference of the sub-pixels is reduced, and the color cast condition is changed.

Description

Array substrate and display device
Technical Field
The application relates to the field of display, in particular to an array substrate and a display device.
Background
At present, the number of chips of the tri-gate transistor architecture is only one third of that of a gate-drain architecture, so that the cost of the display panel can be obviously reduced and the product benefit can be improved by adopting the tri-gate transistor architecture; thus, the tri-gate transistor architecture has become preferred by panel manufacturers worldwide due to its superior characteristics.
However, the charging time of the tri-gate transistor pixel is only one third of that of the one-gate-one-drain pixel, and the charging time is shortened, which easily causes insufficient charging of the pixel, especially in RG (red and yellow), RB (red and blue), and GB (yellow and blue) mixed color images, and color shift problems are easily caused due to the charging difference between sub-pixels, such as: in the RG color mixed picture (yellow), the charging rate of the G pixel is larger than that of the R pixel, so that the brightness of the G pixel is larger than that of the R pixel, which causes the RG color mixed picture (yellow) to be greenish, thereby causing a color shift problem and affecting the display effect of the panel.
Therefore, how to solve the technical problem of color shift caused by the charging difference between the factor pixels is a difficult problem for panel manufacturers all over the world to try to overcome.
Disclosure of Invention
The embodiment of the application provides an array substrate and a display device, which can solve the technical problem of color cast phenomenon caused by charging difference among factor pixels of the existing display device.
The embodiment of the application provides an array substrate, which comprises a pixel unit, wherein the pixel unit comprises a plurality of display pixels which are arranged in an array manner; the display pixels comprise first display pixels and second display pixels, and the first display pixels and the second display pixels are vertically arranged; the first display pixel and the second display pixel each include a first sub-pixel, a second sub-pixel, and a third sub-pixel, wherein,
the sub-pixels in the first display pixel are vertically arranged in sequence to form the first sub-pixel, the second sub-pixel and the third sub-pixel, the sub-pixels in the second display pixel are vertically arranged in sequence to form the first sub-pixel, the third sub-pixel and the second sub-pixel, and during color mixing display, the first sub-pixel is closed, and the second sub-pixel and the third sub-pixel are opened; wherein the content of the first and second substances,
each column of the pixel units is circularly arranged by the display pixels, wherein the display pixels comprise a first display pixel and a second display pixel which are vertically arranged in sequence; and the sub-pixels in the same row of the pixel unit have consistent color.
In the array substrate provided in the embodiment of the present application, the first sub-pixel is a red sub-pixel, the second sub-pixel is a green sub-pixel, and the third sub-pixel is a blue sub-pixel.
In the array substrate provided in the embodiment of the present application, the first sub-pixel is a green sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a blue sub-pixel.
In the array substrate provided in the embodiment of the present application, the first sub-pixel is a blue sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a green sub-pixel.
In the array substrate provided by the embodiment of the application, the array substrate includes a data line and a scan line, the data line and the scan line intersect to form a pixel region, the pixel unit is located in the pixel region, the scan line includes a first data line and a second data line, the first data line and the second data line are adjacently arranged, and the first data line and the second data line have opposite power supply polarities.
In the array substrate provided by the embodiment of the application, a plurality of the sub-pixels are horizontally arranged, and the sub-pixels in the same column are all connected with the same data line.
In the array substrate provided in the embodiment of the present application, the plurality of sub-pixels are horizontally disposed, and in the sub-pixels located in the same column, the sub-pixels located in the odd-numbered rows are all connected to the first data line, and the sub-pixels located in the even-numbered rows are all connected to the second data line.
In the array substrate provided by the embodiment of the application, the array substrate includes a first region, a second region, and a third region disposed between the first region and the second region, where the third region includes a first end and a second end that are disposed opposite to each other, the first end is an end of the third region close to the data signal input end of the array substrate, the second end is an end of the third region far from the data input end of the array substrate, the first region is disposed on the first end, and the second region is disposed on the second end;
a GOA driving circuit is arranged on the outer side of the array substrate and comprises a first GOA driving sub-circuit, a second GOA driving sub-circuit and a third GOA driving sub-circuit; the first GOA driving sub-circuit corresponds to the first area, the second GOA driving sub-circuit corresponds to the second area, the third GOA driving sub-circuit corresponds to the third area, the duty ratio of a clock signal of the first GOA driving sub-circuit is 40/60, the duty ratio of a clock signal of the second GOA driving sub-circuit is 50/50, and the duty ratio of a clock signal of the third GOA driving sub-circuit is 45/55.
The application also provides a display device, which comprises the array substrate. :
in the array substrate and the display device provided by the embodiment of the application, by changing the arrangement sequence of the sub-pixels in the display pixels in the array substrate, the numbers of the sub-pixels with insufficient charging and the sub-pixels with sufficient charging of each color can be consistent when a color mixing picture is formed, so that the charging difference among the sub-pixels with different colors can be changed, the brightness difference among the sub-pixels with different colors is reduced, and the color cast condition is further changed. In addition, the duty ratio of the clock signals of the GOA driving circuits in different areas on the array substrate is adjusted, so that the charging uniformity of sub-pixels in the array substrate can be further optimized, and the risk of color cast is reduced.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic view of a first structure of an array substrate according to an embodiment of the present disclosure.
Fig. 2 is a charging state diagram of a display pixel in the array substrate according to the embodiment of the present disclosure.
Fig. 3 is a first structural diagram of a pixel unit according to an embodiment of the present disclosure.
Fig. 4 is a second structural diagram of a pixel unit according to an embodiment of the present disclosure.
Fig. 5 is a schematic diagram of a third structure of a pixel unit according to an embodiment of the present application.
Fig. 6 is a schematic view of a second structure of the array substrate according to the embodiment of the present application.
Fig. 7 is a schematic diagram of a third structure of the array substrate according to the embodiment of the present application.
Fig. 8 is a fourth structural schematic diagram of the array substrate according to the embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the description of the present application, it is to be understood that the terms "length," "width," "thickness," "upper," "lower," and the like, as used herein, refer to an orientation or positional relationship as shown in the drawings, which is used for convenience in describing the present application and to simplify the description, and do not indicate or imply that the referenced device or element must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be taken as limiting the present application. In the description of the present application, "a plurality" means two or more unless specifically limited otherwise.
In this application, unless expressly stated or limited otherwise, the first feature "on" or "under" the second feature may comprise direct contact of the first and second features, or may comprise contact of the first and second features not directly but through another feature in between.
Specifically, referring to fig. 1, fig. 1 is a schematic view of a first structure of an array substrate provided in the present embodiment, and as shown in fig. 1, an array substrate 10 provided in the present embodiment includes a pixel unit 101, where the pixel unit 101 includes a plurality of display pixels 1011 arranged in an array, each of the display pixels 1011 includes a first display pixel 1011a and a second display pixel 1011b, and the first display pixel 1011a and the second display pixel 1011b are vertically arranged.
The first display pixel 1011a and the second display pixel 1011b each include a first sub-pixel 10111, a second sub-pixel 10112 and a third sub-pixel 10113; and the sub-pixels in the first display pixel 1011a are vertically arranged in sequence as a first sub-pixel 10111, a second sub-pixel 10112 and a third sub-pixel 10113, and the sub-pixels in the second display pixel 1011b are vertically arranged in sequence as a first sub-pixel 10111, a third sub-pixel 10113 and a second sub-pixel 10112.
As can be understood, each column of the pixel unit 101 is circularly arranged with the display pixels 1011, wherein the display pixels 1011 each include a first display pixel 1011a and a second display pixel 1011b which are vertically arranged in sequence; and the sub-pixels in the same row of the pixel unit 101 have the same color; that is, the sub-pixels in the same row are all one of the first sub-pixel 10111, the second sub-pixel 10112 and the third sub-pixel 10113; that is, the sub-pixels in the same row are all the first sub-pixels 10111, or the sub-pixels in the same row are all the second sub-pixels 10112, or the sub-pixels in the same row are all the third sub-pixels 10113.
In one embodiment, the first sub-pixel 10111, the second sub-pixel 10112 and the third sub-pixel 10113 are horizontally disposed.
However, it can be understood that, in the color mixing picture, only two of the sub-pixels are turned on, and therefore, only the charging status of the turned-on sub-pixels needs to be considered.
Referring to fig. 2, fig. 2 is a charging status diagram of display pixels in the array substrate according to the embodiment of the present disclosure, as shown in fig. 2, fig. 2 is a color-mixed picture formed by the second sub-pixel 10112 and the third sub-pixel 10113, at this time, the second sub-pixel 10112 and the third sub-pixel 10113 are turned on, the first sub-pixel 10111 is turned off, the groove 10112a on the row G2 represents a charging status of the second sub-pixel 10112 in the first display pixel 1011a, the groove 10113a on the row G3 represents a charging status of the third sub-pixel 10113 in the first display pixel 1011a, the groove 10112b on the row G5 represents a charging status of the third sub-pixel 10113 in the second display pixel 1011b, and the groove 10113b on the row G6 represents a charging status of the second sub-pixel 10112 in the second display pixel 1011 b.
It is understood that the charging condition of each sub-pixel can be obtained by observing the size of the groove, wherein the larger the groove, the more saturated the charging is proved, and the smaller the groove, the less sufficient the charging is proved. The grooves 10112a on the G2 row and the grooves 10112b on the G5 row are smaller, and the grooves 10112a on the G2 row and the grooves 10112b on the G5 row have the same size; the groove 10113a on row G3 is larger than the groove 10113b on row G6, and the groove 10113a on row G3 is the same size as the groove 10113b on row G6. Therefore, in one display pixel 1011, there is one of the second subpixel 10112 and the third subpixel 10113 that are fully charged, and there is one of the second subpixel 10112 and the third subpixel 10113 that are not fully charged.
However, in the conventional technique, the sub-pixels in the display pixels are arranged in the same order, so that in the mixed color image, the sub-pixel of one color to be displayed is always in an insufficiently charged state, and the sub-pixel of the other color to be displayed is always in a saturated state, thereby causing color shift. In the present application, by changing the arrangement order of the sub-pixels in the second display pixel 1011b, one of the second sub-pixel 10112 and the third sub-pixel 10113 that are charged to saturation is provided in one display pixel 1011, and one of the second sub-pixel 10112 and the third sub-pixel 10113 that are not charged to deficiency is provided, so that the luminance of the light emitted by the second sub-pixel 10112 and the third sub-pixel 10113 that are used for displaying are the same, and therefore, the color shift phenomenon does not occur in the color-mixed picture, and the uniformity of the display picture is improved.
Specifically, referring to fig. 1, fig. 3, and fig. 3 are schematic diagrams illustrating a first structure of a pixel unit according to an embodiment of the present disclosure, as shown in fig. 3, a pixel unit 101 according to an embodiment of the present disclosure includes a plurality of display pixels 1011 arranged in an array, each of the display pixels 1011 includes a first display pixel 1011a and a second display pixel 1011b, and the first display pixel 1011a and the second display pixel 1011b are vertically arranged, each of the first display pixel 1011a and the second display pixel 1011b includes a first sub-pixel 10111, a second sub-pixel 10112, and a third sub-pixel 10113, sub-pixels in the first display pixel 1011a are vertically arranged in sequence to be the first sub-pixel 10111, the second sub-pixel 10112, and the third sub-pixel 10113, and sub-pixels in the second display pixel 1011b are vertically arranged in sequence to be the first sub-pixel 10111, the third sub-pixel 10113, and the second sub-pixel 10112.
The first sub-pixel 10111 is a red sub-pixel, the second sub-pixel 10112 is a green sub-pixel, and the third sub-pixel 10113 is a blue sub-pixel.
It is to be understood that the red sub-pixel may be represented by R, the green sub-pixel may be represented by G, and the blue sub-pixel may be represented by B, when the pixel unit 101 shown in fig. 3 is applied to a green-blue mixed color picture, the red sub-pixel does not emit light, and only the green sub-pixel and the blue sub-pixel emit light, and then the charging condition of the pixel unit 101 is as shown in fig. 2. As can be seen from fig. 2, in one display pixel 1011, there is one of the second subpixel 10112 and the third subpixel 10113 that are fully charged, and there is one of the second subpixel 10112 and the third subpixel 10113 that are not fully charged. Therefore, in the green-blue mixed color picture, because the green sub-pixel and the blue sub-pixel have the same charging consistency, the brightness of the light emitted by the green sub-pixel and the blue sub-pixel is consistent due to the charging consistency of the green sub-pixel and the blue sub-pixel, the problem of color deviation of green or blue can not occur, and the display uniformity of the green-blue mixed color picture is improved.
In one embodiment, the first sub-pixel 10111 is a red sub-pixel, the second sub-pixel 10112 is a blue sub-pixel, and the third sub-pixel 10113 is a green sub-pixel, because only the colors of the second sub-pixel 10112 and the third sub-pixel 10113 are exchanged, as can be seen from fig. 2, in one display pixel 1011, there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are charged to saturation, and there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are not charged to deficiency, so there is only one of the green sub-pixel and the blue sub-pixel that are charged to deficiency, and therefore, in the green-blue picture, the green sub-pixel and the blue sub-pixel have the same charging performance as before, and the luminance of the emitted light is the same, and therefore, the color mixing problem of green bias or blue bias does not occur, thereby improving the uniformity of the display of the green-blue mixed color picture.
Specifically, please refer to fig. 1, fig. 4 is a second schematic structural diagram of the pixel unit provided in the embodiment of the present application, as shown in fig. 4, the pixel unit 101 provided in the embodiment of the present application includes a plurality of display pixels 1011 arranged in an array manner, the display pixels 1011 include first display pixels 1011a and second display pixels 1011b, and the first display pixels 1011a and the second display pixels 1011b are vertically arranged, the first display pixels 1011a and the second display pixels 1011b include first sub-pixels 10111, second sub-pixels 10112 and third sub-pixels 10113, the sub-pixels in the first display pixels 1011a are vertically arranged in sequence to form first sub-pixels 10111, second sub-pixels 10112 and third sub-pixels 10113, the sub-pixels in the second display pixels 1011b are vertically arranged in sequence to form first sub-pixels 10111, third sub-pixels 10113 and second sub-pixels 10112. The first sub-pixel 10111 is a green sub-pixel, the second sub-pixel 10112 is a red sub-pixel, and the third sub-pixel 10113 is a blue sub-pixel.
It is to be understood that the red sub-pixel may be represented by R, the green sub-pixel may be represented by G, and the blue sub-pixel may be represented by B, and when the pixel unit 101 shown in fig. 4 is applied to a red-blue mixed color picture, the green sub-pixel does not emit light, and only the red sub-pixel and the blue sub-pixel emit light. As can be seen from fig. 2, in one display pixel 1011, there are one of the second subpixel 10112 and the third subpixel 10113 that are fully charged, and there are one of the second subpixel 10112 and the third subpixel 10113 that are not fully charged. Therefore, in the red and blue mixed color picture, because the red sub-pixel and the blue sub-pixel have the same charging consistency, the brightness of the light emitted by the red sub-pixel and the light emitted by the blue sub-pixel are consistent, the problem of color deviation towards red or blue is avoided, and the display uniformity of the red and blue mixed color picture is improved.
In one embodiment, the first sub-pixel 10111 is a green sub-pixel, the second sub-pixel 10112 is a blue sub-pixel, and the third sub-pixel 10113 is a red sub-pixel, because only the colors of the second sub-pixel 10112 and the third sub-pixel 10113 are exchanged, as can be seen from fig. 2, in one display pixel 1011, there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are charged to saturation, and there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are not charged to deficiency, so that there is only one of the red sub-pixel and the blue sub-pixel that are charged to deficiency, and therefore, in the red-blue mixed color picture, the red sub-pixel and the blue sub-pixel have the same charging performance as before, and the luminance of the emitted light of the red sub-pixel and the blue sub-pixel are also the same, and therefore, the red-blue color shift problem does not occur, thereby improving the uniformity of the red and blue mixed color picture display.
Specifically, referring to fig. 1, fig. 5, and fig. 5 are schematic views of a third structure of a pixel unit provided in the present embodiment, as shown in fig. 5, a pixel unit 101 provided in the present embodiment includes a plurality of display pixels 1011 arranged in an array, each of the display pixels 1011 includes a first display pixel 1011a and a second display pixel 1011b, and the first display pixel 1011a and the second display pixel 1011b are vertically arranged, each of the first display pixel 1011a and the second display pixel 1011b includes a first sub-pixel 10111, a second sub-pixel 10112, and a third sub-pixel 10113, sub-pixels in the first display pixel 1011a are vertically arranged in sequence to form the first sub-pixel 10111, the second sub-pixel 10112, and the third sub-pixel 10113, and sub-pixels in the second display pixel 1011b are vertically arranged in sequence to form the first sub-pixel 10111, the third sub-pixel 10113, and the second sub-pixel 10112. The first sub-pixel 10111 is a blue sub-pixel, the second sub-pixel 10112 is a red sub-pixel, and the third sub-pixel 10113 is a green sub-pixel.
It is to be understood that the red sub-pixel may be represented by R, the green sub-pixel may be represented by G, and the blue sub-pixel may be represented by B, when the pixel unit 101 shown in fig. 5 is applied to a red-green color mixing picture, the blue sub-pixel does not emit light, and only the red sub-pixel and the green sub-pixel emit light. In addition, as can be seen from fig. 2, in one display pixel 1011, there is one of the second subpixel 10112 and the third subpixel 10113 which are fully charged, and there is one of the second subpixel 10112 and the third subpixel 10113 which are not fully charged. Therefore, in the red and green mixed color picture, the red sub-pixel and the green sub-pixel which are charged to saturation have one, and the red sub-pixel and the green sub-pixel which are not charged to deficiency have one, so that the brightness of the light emitted by the red sub-pixel and the brightness of the light emitted by the green sub-pixel are consistent due to the charging consistency of the red sub-pixel and the green sub-pixel, the problem of color deviation towards red or green can not occur, and the display uniformity of the red and green mixed color picture is improved.
In one embodiment, the first sub-pixel 10111 is a blue sub-pixel, the second sub-pixel 10112 is a green sub-pixel, and the third sub-pixel 10113 is a red sub-pixel, because only the colors of the second sub-pixel 10112 and the third sub-pixel 10113 are exchanged, as can be seen from fig. 2, in one display pixel 1011, there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are charged to saturation, and there is one of the second sub-pixel 10112 and the third sub-pixel 10113 that are not charged to deficiency, so that there is one of the green sub-pixel and the red sub-pixel that are charged to deficiency, and therefore, in the red and green mixed color picture, the green sub-pixel and the red sub-pixel have the same charging performance as before, and the luminance of the light emitted by the green sub-pixel and the red sub-pixel is also the same, and therefore, the green or red color shift problem does not occur, thereby improving the uniformity of the red and green mixed color picture display.
Specifically, referring to fig. 1 and fig. 6, fig. 6 is a second schematic structural diagram of the array substrate according to the embodiment of the present disclosure, as shown in fig. 6, an array substrate 10 according to the embodiment of the present disclosure includes a pixel unit 101, a data line 102, and a scan line 103, where the data line 102 and the scan line 103 intersect to form a pixel region, and the pixel unit 101 is located in the pixel region;
the pixel unit 101 includes a plurality of display pixels 1011 arranged in an array, each of the display pixels 1011 includes a first display pixel 1011a and a second display pixel 1011b, the first display pixel 1011a and the second display pixel 1011b are vertically arranged, each of the first display pixel 1011a and the second display pixel 1011b includes a first sub-pixel 10111, a second sub-pixel 10112 and a third sub-pixel 10113, the sub-pixels in the first display pixel 1011a are vertically arranged in sequence to be the first sub-pixel 10111, the second sub-pixel 10112 and the third sub-pixel 10113, and the sub-pixels in the second display pixel 1011b are vertically arranged in sequence to be the first sub-pixel 10111, the third sub-pixel 10113 and the second sub-pixel 10112.
The data line 102 includes a first data line 1021 and a second data line 1022; the first data line 1021 and the second data line 1022 are arranged in parallel, the first data line 1021 and the second data line 1022 are arranged adjacently, and the first data line 1021 and the second data line 1022 have opposite power polarities; the sub-pixels in the same column are all connected to the same data line 102.
It is to be appreciated that in one embodiment, the first data line 1021 is at a positive potential and the second data line 1022 is at a negative potential. Of course, the first data line 1021 may be at a negative potential, and the second data line 1022 is at a positive potential, as long as the first data line 1021 and the second data line 1022 have opposite power polarities.
The scan lines 103 include a first scan line 1031, a second scan line 1032, a third scan line 1033, a fourth scan line 1034, a fifth scan line 1035, a sixth scan line 1036, a seventh scan line 1037, an eighth scan line 1038, a ninth scan line 1039, a tenth scan line 10310, an eleventh scan line 10311, and a twelfth scan line 10312. Among them, a first scan line 1031, a second scan line 1032, a third scan line 1033, a fourth scan line 1034, a fifth scan line 1035, a sixth scan line 1036, a seventh scan line 1037, an eighth scan line 1038, a ninth scan line 1039, a tenth scan line 10310, an eleventh scan line 10311, and a twelfth scan line 10312 are arranged in parallel. The sub-pixels in the same row are all connected to the same scan line 103.
It can be understood that, in the entire array substrate, there are not only twelve scan lines, but the remaining scan lines correspond to the circular arrangement of the twelve scan lines, and therefore, only twelve scan lines are drawn in the figure.
It can be understood that, with such an arrangement, the array substrate provided in the embodiment of the present application can be applied to a display panel applying a normal pixel driving architecture, so that the arrangement sequence of sub-pixels in the display pixel can be changed, the charging difference of the sub-pixels can be reduced, the luminance difference of the sub-pixels can be reduced, the color shift problem of the display panel applying the normal pixel driving architecture when the display panel displays a mixed color picture can be improved, and the display uniformity of the display panel applying the normal pixel driving architecture can be improved.
In addition, the normal pixel driving scheme refers to a pixel driving scheme in which sub-pixels have the same power supply polarity in the same column of sub-pixels and have opposite power supply polarities between adjacent sub-pixels in the same column, wherein two sub-pixel neighbors only include a case where two sub-pixels are adjacent in the horizontal direction, and does not include a case where two sub-pixels are adjacent in the vertical direction.
Specifically, referring to fig. 1 and 7, fig. 7 is a schematic view of a third structure of the array substrate according to the embodiment of the present disclosure, as shown in fig. 7, an array substrate 10 according to the embodiment of the present disclosure includes a pixel unit 101, a data line 102, and a scan line 103, where the data line 102 and the scan line 103 intersect to form a pixel region, and the pixel unit 101 is located in the pixel region.
The pixel unit 101 includes a plurality of display pixels 1011 arranged in an array, each of the display pixels 1011 includes a first display pixel 1011a and a second display pixel 1011b, the first display pixel 1011a and the second display pixel 1011b are vertically arranged, each of the first display pixel 1011a and the second display pixel 1011b includes a first sub-pixel 10111, a second sub-pixel 10112 and a third sub-pixel 10113, the sub-pixels in the first display pixel 1011a are vertically arranged in sequence to be the first sub-pixel 10111, the second sub-pixel 10112 and the third sub-pixel 10113, and the sub-pixels in the second display pixel 1011b are vertically arranged in sequence to be the first sub-pixel 10111, the third sub-pixel 10113 and the second sub-pixel 10112.
The data line 102 includes a first data line 1021 and a second data line 1022; the first data line 1021 and the second data line 1022 are arranged in parallel, the first data line 1021 and the second data line 1022 are arranged adjacently, and the first data line 1021 and the second data line 1022 have opposite power polarities; the sub-pixels in the odd-numbered rows are all connected to the first data line 1021, and the sub-pixels in the even-numbered rows are all connected to the second data line 1022.
It is to be appreciated that in one embodiment, the first data line 1021 is at a positive potential and the second data line 1022 is at a negative potential. Of course, the first data line 1021 may be at a negative potential, and the second data line 1022 is at a positive potential, as long as the first data line 1021 and the second data line 1022 have opposite power polarities.
The scan lines 103 include a first scan line 1031, a second scan line 1032, a third scan line 1033, a fourth scan line 1034, a fifth scan line 1035, a sixth scan line 1036, a seventh scan line 1037, an eighth scan line 1038, a ninth scan line 1039, a tenth scan line 10310, an eleventh scan line 10311, and a twelfth scan line 10312. Among them, a first scan line 1031, a second scan line 1032, a third scan line 1033, a fourth scan line 1034, a fifth scan line 1035, a sixth scan line 1036, a seventh scan line 1037, an eighth scan line 1038, a ninth scan line 1039, a tenth scan line 10310, an eleventh scan line 10311, and a twelfth scan line 10312 are arranged in parallel. The sub-pixels in the same row are all connected to the same scan line 103.
It can be understood that, in the entire array substrate, there are not only twelve scan lines, but the remaining scan lines correspond to the circular arrangement of the twelve scan lines, and therefore, only twelve scan lines are drawn in the figure.
It can be understood that, with such an arrangement, the array substrate provided in the embodiment of the present application is applicable to a display panel using a flip pixel driving architecture, so that the arrangement order of sub-pixels in the display pixel can be changed, the charging difference of the sub-pixels can be reduced, the luminance difference of the sub-pixels can be reduced, the color shift problem of the display panel using the flip pixel driving architecture when a color-mixed picture is displayed can be further improved, and the display uniformity of the display panel using the flip pixel driving architecture can be improved.
In addition, the flip pixel driving structure means that in the pixel driving structure, the sub-pixels and the adjacent sub-pixels have opposite power supply polarities, wherein the adjacent two sub-pixels include not only the case that the two sub-pixels are adjacent in the vertical direction, but also the case that the two sub-pixels are adjacent in the horizontal direction.
Further, referring to fig. 8, fig. 8 is a fourth structural schematic diagram of the array substrate according to the embodiment of the present disclosure, as shown in fig. 8, the array panel 10 according to the embodiment of the present disclosure includes a first region 104a, a second region 104b, and a third region 104c disposed between the first region 104a and the second region 104b, where the third region 104c includes a first end 1041c and a second end 1042c disposed oppositely, the first end 1041c is an end of the third region 104c close to the data signal input end 10a of the array substrate 10, the second end 1042c is an end of the third region 104c far away from the data input end 10a of the array substrate 10, the first region 104a is disposed on the first end 1041c, and the second region 104b is disposed on the second end 1042 c.
A GOA driving circuit 105 is disposed outside the array substrate 10, and includes a first GOA driving sub-circuit 105a, a second GOA driving sub-circuit 105b, and a third GOA driving sub-circuit 105 c; the first GOA driver sub-circuit 105a corresponds to the first region 104a, the second GOA driver sub-circuit 105b corresponds to the second region 104b, and the third GOA driver sub-circuit 105c corresponds to the third region 104 c.
In one embodiment, the duty cycle of the clock signal of the first GOA driving sub-circuit 105a is 40/60, the duty cycle of the clock signal of the second GOA driving sub-circuit 105b is 50/50, and the duty cycle of the clock signal of the third GOA driving sub-circuit 105c is 45/55.
It should be understood that the duty cycle of the clock signal of the first GOA driving sub-circuit 105a, the duty cycle of the clock signal of the second GOA driving sub-circuit 105b, and the duty cycle of the clock signal of the third GOA driving sub-circuit 105c need not be as described above, as long as the duty cycle of the clock signal of the first GOA driving sub-circuit 105a, the duty cycle of the clock signal of the third GOA driving sub-circuit 105c, and the duty cycle of the clock signal of the second GOA driving sub-circuit 105c sequentially increase.
It can be understood that, as the distance from the data signal input end 10a of the array substrate 10 is farther, the charging rate of the pixels connected to the GOA driving sub-circuit 105 is gradually decreased due to the signal delay effect of the data line signal in the transmission process, so that the charging rate of the pixels connected to the GOA driving sub-circuit 105 is lower as the distance from the data signal input end 10a of the array substrate 10 is farther, and by changing the duty ratio of the clock signal of the GOA driving sub-circuit 105, the time that the gate signal of the GOA driving sub-circuit 105 is turned on is gradually increased as the distance from the data signal input end 10a of the array substrate 10 is farther, and the charging time of the pixels connected to the GOA driving sub-circuit 105 is gradually increased, so that the uniformity of the charging of the pixels in the array substrate 10 can be improved, and the color shift problem can be further improved.
In the array substrate provided by the application, by changing the arrangement sequence of the sub-pixels in the display pixels in the array substrate, the numbers of the sub-pixels with insufficient charging of each color and the sub-pixels of the charging group can be consistent when a color mixing picture is displayed, so that the charging difference among the sub-pixels with different colors can be changed, the brightness difference among the sub-pixels with different colors is reduced, and the color cast condition is further changed. In addition, the duty ratio of the clock signals of the GOA driving circuits in different areas on the array substrate is adjusted, so that the charging uniformity of the array substrate can be further optimized, and the color cast risk is reduced.
The present application also provides a display device, wherein the display device includes the array substrate according to the above-mentioned embodiments, and the structure and principle of the array substrate according to the above-mentioned embodiments are clearly described in the above-mentioned embodiments, and therefore, they are not described herein.
In the display device provided by the application, the arrangement sequence of the sub-pixels in the display pixels in the array substrate is changed, so that the numbers of the sub-pixels with insufficient charging colors and the sub-pixels of the charging groups are consistent when a color mixing picture is displayed, the charging difference among the sub-pixels with different colors can be changed, the brightness difference among the sub-pixels with different colors is reduced, and the color cast condition is further changed. In addition, the duty ratio of the clock signals of the GOA driving circuits in different areas on the array substrate is adjusted, so that the charging uniformity of the array substrate can be further optimized, and the color cast risk is reduced.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The array substrate and the display device provided by the embodiments of the present application are described in detail above, and the principles and embodiments of the present application are described herein by applying specific examples, and the description of the embodiments is only used to help understand the technical solutions and core ideas of the present application; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.

Claims (9)

1. The array substrate is characterized by comprising a pixel unit, wherein the pixel unit comprises a plurality of display pixels which are arranged in an array manner; the display pixels comprise first display pixels and second display pixels, and the first display pixels and the second display pixels are vertically arranged; the first display pixel and the second display pixel each include a first sub-pixel, a second sub-pixel, and a third sub-pixel, wherein,
the sub-pixels in the first display pixel are vertically arranged in sequence to form the first sub-pixel, the second sub-pixel and the third sub-pixel, the sub-pixels in the second display pixel are vertically arranged in sequence to form the first sub-pixel, the third sub-pixel and the second sub-pixel, and during color mixing display, the first sub-pixel is closed, and the second sub-pixel and the third sub-pixel are opened; wherein the content of the first and second substances,
each column of the pixel units is circularly arranged by the display pixels, wherein the display pixels comprise a first display pixel and a second display pixel which are vertically arranged in sequence; and the sub-pixels in the same row of the pixel unit have consistent color.
2. The array substrate of claim 1, wherein the first sub-pixel is a red sub-pixel, the second sub-pixel is a green sub-pixel, and the third sub-pixel is a blue sub-pixel.
3. The array substrate of claim 1, wherein the first sub-pixel is a green sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a blue sub-pixel.
4. The array substrate of claim 1, wherein the first sub-pixel is a blue sub-pixel, the second sub-pixel is a red sub-pixel, and the third sub-pixel is a green sub-pixel.
5. The array substrate of claim 1, wherein the array substrate comprises data lines and scan lines, the data lines and the scan lines intersect to form a pixel region, the pixel unit is located in the pixel region, the data lines comprise first data lines and second data lines, the first data lines and the second data lines are adjacently disposed, and the first data lines and the second data lines have opposite power supply polarities.
6. The array substrate of claim 5, wherein a plurality of the sub-pixels are horizontally disposed, and the sub-pixels in the same column are all connected to the same data line.
7. The array substrate of claim 5, wherein the plurality of sub-pixels are arranged horizontally, and among the sub-pixels in the same column, the sub-pixels in odd-numbered rows are connected to the first data line, and the sub-pixels in even-numbered rows are connected to the second data line.
8. The array substrate of claim 1, wherein the array substrate comprises a first region, a second region and a third region disposed between the first region and the second region, wherein the third region comprises a first end and a second end disposed oppositely, the first end is an end of the third region close to the data signal input end of the array substrate, the second end is an end of the third region far from the data input end of the array substrate, the first region is disposed on the first end, and the second region is disposed on the second end;
a GOA driving circuit is arranged on the outer side of the array substrate and comprises a first GOA driving sub-circuit, a second GOA driving sub-circuit and a third GOA driving sub-circuit; the first GOA driving sub-circuit corresponds to the first area, the second GOA driving sub-circuit corresponds to the second area, the third GOA driving sub-circuit corresponds to the third area, the duty ratio of a clock signal of the first GOA driving sub-circuit is 40/60, the duty ratio of a clock signal of the second GOA driving sub-circuit is 50/50, and the duty ratio of a clock signal of the third GOA driving sub-circuit is 45/55.
9. A display device comprising the array substrate according to any one of claims 1 to 8.
CN202011401548.9A 2020-12-02 2020-12-02 Array substrate and display device Active CN112331128B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202011401548.9A CN112331128B (en) 2020-12-02 2020-12-02 Array substrate and display device
PCT/CN2020/137094 WO2022116279A1 (en) 2020-12-02 2020-12-17 Array substrate and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011401548.9A CN112331128B (en) 2020-12-02 2020-12-02 Array substrate and display device

Publications (2)

Publication Number Publication Date
CN112331128A CN112331128A (en) 2021-02-05
CN112331128B true CN112331128B (en) 2022-05-03

Family

ID=74302079

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011401548.9A Active CN112331128B (en) 2020-12-02 2020-12-02 Array substrate and display device

Country Status (2)

Country Link
CN (1) CN112331128B (en)
WO (1) WO2022116279A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114613762A (en) * 2022-03-03 2022-06-10 Tcl华星光电技术有限公司 Pixel structure, display panel and display device
CN115240612B (en) * 2022-08-24 2023-12-05 北京京东方显示技术有限公司 Display panel and display device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103744207A (en) * 2013-12-27 2014-04-23 深圳市华星光电技术有限公司 Display panel
CN104036715A (en) * 2014-06-07 2014-09-10 深圳市华星光电技术有限公司 Display panel and display device
CN105719612A (en) * 2016-04-08 2016-06-29 深圳市华星光电技术有限公司 Drive circuit of liquid crystal display panel and drive method
CN106597773A (en) * 2017-03-08 2017-04-26 深圳市华星光电技术有限公司 Array substrate and liquid crystal display panel
CN110517617A (en) * 2018-05-22 2019-11-29 上海和辉光电有限公司 A kind of pixel array control method and display panel

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105096823A (en) * 2015-07-16 2015-11-25 上海和辉光电有限公司 Organic light-emitting display device and scanning drive circuit thereof
US10770012B2 (en) * 2018-12-24 2020-09-08 HKC Corporation Limited Display panel and display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103744207A (en) * 2013-12-27 2014-04-23 深圳市华星光电技术有限公司 Display panel
CN104036715A (en) * 2014-06-07 2014-09-10 深圳市华星光电技术有限公司 Display panel and display device
CN105719612A (en) * 2016-04-08 2016-06-29 深圳市华星光电技术有限公司 Drive circuit of liquid crystal display panel and drive method
CN106597773A (en) * 2017-03-08 2017-04-26 深圳市华星光电技术有限公司 Array substrate and liquid crystal display panel
CN110517617A (en) * 2018-05-22 2019-11-29 上海和辉光电有限公司 A kind of pixel array control method and display panel

Also Published As

Publication number Publication date
WO2022116279A1 (en) 2022-06-09
CN112331128A (en) 2021-02-05

Similar Documents

Publication Publication Date Title
CN109671405B (en) Array substrate, display panel and driving method thereof
WO2017202117A1 (en) Pixel structure, array substrate, display device, and driving method of display device
WO2016188257A1 (en) Array substrate, display panel and display device
CN104299557B (en) A kind of dot structure, display base plate and display device
CN104820326B (en) Array base palte, display panel, display device and driving method
CN104795427B (en) Dot structure, display base plate and display unit
US8723194B2 (en) Array substrate and pixel unit of display panel
WO2016169293A1 (en) Array substrate, display panel and display apparatus containing the same, and method for driving the same
US11768413B2 (en) Array substrate, display panel, display device, and driving method
US10438548B2 (en) Driver circuit structure for RGBW display panel including data lines each of which controls sub-pixels of the same color during a time that a group of scan lines are turned on
KR101093352B1 (en) flat panel display and driving method the same
WO2019134614A1 (en) Display device
CN112331128B (en) Array substrate and display device
US20170032749A1 (en) Liquid crystal display device
WO2020077898A1 (en) Display panel and driving method therefor
CN110333632B (en) Array substrate, display panel and display device
CN104280938A (en) Color display panel and display device
CN102693701B (en) Liquid crystal display device and driving method thereof
CN106991925A (en) Pixel structure and display panel thereof
CN211980162U (en) Comprehensive screen display structure
JP6632119B2 (en) Transflective liquid crystal panel
WO2023019629A1 (en) Display panel and mobile terminal
CN107195279A (en) A kind of drive control method of display panel
CN106932988A (en) A kind of dot structure, liquid crystal display panel and liquid crystal display device
CN106556953A (en) A kind of display panels

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant