CN112136210A - Composite assembly of three stacked coupling pairs - Google Patents

Composite assembly of three stacked coupling pairs Download PDF

Info

Publication number
CN112136210A
CN112136210A CN201980031989.3A CN201980031989A CN112136210A CN 112136210 A CN112136210 A CN 112136210A CN 201980031989 A CN201980031989 A CN 201980031989A CN 112136210 A CN112136210 A CN 112136210A
Authority
CN
China
Prior art keywords
pair
solder
joint pair
joining
brazeable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201980031989.3A
Other languages
Chinese (zh)
Inventor
T·辛纳
E·聚斯克
J·齐普里斯
C·席勒
A·克鲁奇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of CN112136210A publication Critical patent/CN112136210A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492—Bases or plates or solder therefor
    • H01L23/4922—Bases or plates or solder therefor having a heterogeneous or anisotropic structure
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00—Soldering, e.g. brazing, or unsoldering
    • B23K1/0008—Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016—Brazing of electronic components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4871—Bases, plates or heatsinks
    • H01L21/4882—Assembly of heatsink parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00—Articles made by soldering, welding or cutting
    • B23K2101/36—Electric or electronic devices
    • B23K2101/40—Semiconductor devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/2732—Screen printing, i.e. using a stencil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37011—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37012—Cross-sectional shape
    • H01L2224/37013—Cross-sectional shape being non uniform along the connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/404—Connecting portions
    • H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
    • H01L2224/40499—Material of the auxiliary connecting means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4099—Auxiliary members for strap connectors, e.g. flow-barriers, spacers
    • H01L2224/40996—Auxiliary members for strap connectors, e.g. flow-barriers, spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75703—Mechanical holding means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75703—Mechanical holding means
    • H01L2224/75704—Mechanical holding means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75703—Mechanical holding means
    • H01L2224/75705—Mechanical holding means in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75754—Guiding structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75754—Guiding structures
    • H01L2224/75755—Guiding structures in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75754—Guiding structures
    • H01L2224/75756—Guiding structures in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/77—Apparatus for connecting with strap connectors
    • H01L2224/777—Means for aligning
    • H01L2224/77703—Mechanical holding means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83193—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H01L2224/83815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H01L2224/84815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9221—Parallel connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/77—Apparatus for connecting with strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)

Abstract

The invention relates to a composite component (1) consisting of three stacked joining partners (10, 20, 30) and to a corresponding method for connecting a stack consisting of three joining partners (10, 20, 30). The three stacked joining partners (10, 20, 30) are connected to one another by an upper solder layer (3) and by a lower solder layer (5) in a material-connecting manner, wherein the upper and lower coupling partners (10, 30) are fixed in terms of their height and have a predetermined distance (H) from one another, wherein an upper brazing layer (3) formed by a first brazing filler metal having a first melting temperature is configured between the upper joint pair (10) and the intermediate joint pair (20), and a second brazing layer (5) formed of a second brazing filler metal having a higher second melting temperature is configured between the intermediate joining pair (20) and the lower joining pair (30), and wherein the upper joint pair (10) has an upwardly open solder compensation opening (14) filled with a first solder, the first brazing filler metal flows from the brazing filler metal compensation opening into a gap between the upper joint pair (10) and the middle joint pair (20) so as to fill the gap.

Description

Composite assembly of three stacked coupling pairs
Technical Field
The invention relates to a composite component of the type according to independent claim 1, consisting of three stacked coupling pairs. A method for connecting a stack of three joining partners is also subject of the invention.
Background
The structural elements or bond pairs in the power electronics are typically thermally and electrically connected to each other by a reflow soldering process. In order to be able to produce complex structures having a plurality of structural elements or joint partners and soldering points in a cost-effective manner, all the connecting points are soldered in one step. During this process, approximately 50% volume shrinkage occurs in the solder. This results in the sinking of the upper structural element or the coupling pair onto the lower structural element or the lower coupling pair. In a stack of three engagement partners, in which the upper and lower engagement partners are fixed in their height, such a sinking is not possible due to the construction. This leads to a reduction in the solder joint area and/or to formation of shrinkage cavities as a result of volume shrinkage during the soldering process. This can lead to an increase in electrical and thermal resistance and thus to a reduction in functionality up to a reduction in lifetime.
DE 10252577B 4 discloses a method for producing soldered connections by means of a capillary solder flow. The disclosed method for connecting a first brazing partner and a second brazing partner comprises the steps of: the first soldering partner, the second soldering partner and the solder stack are arranged such that the surface of the first soldering partner lies opposite the surface of the second soldering partner and the solder stack is arranged outside and adjacent to a connection region of the opposing surfaces, wherein the opposing surfaces of the soldering partner in the connection region can be wetted with the solder of the solder stack, and the soldering partner and the solder stack are heated such that the solder stack melts and is drawn into the connection region by capillary forces in order to connect the soldering partner by the connection region. The first soldering partner is a substrate and the second soldering partner is a semiconductor component, which is smaller than the substrate.
Disclosure of Invention
A composite component consisting of three stacked joining partners with the features of independent claim 1 and a method for connecting a stack consisting of three joining partners with the features of independent claim 10 each have the advantage that the volume shrinkage during the soldering process in a stack consisting of three joining partners can be compensated by a suitable choice of the solder and the geometry of the joining partners. This ensures a sufficiently large connecting area of the coupling partners to one another. The structural functionality with regard to electrical connection and heat dissipation is advantageously ensured beyond all tolerance ranges.
Embodiments of the invention provide a composite component consisting of three stacked joining partners which are connected to one another by an upper brazing layer and by a lower brazing layer in a material-bonded manner, wherein the upper and lower joining partners are fixed in terms of their height and have a predetermined distance from one another. Here, an upper brazing layer formed of a first brazing material having a first melting temperature is configured between the upper and middle joint partners, and a second brazing layer formed of a second brazing material having a higher second melting temperature is configured between the middle and lower joint partners. Further, the upper joint pair has a filler metal compensation opening opened upward and filled with a first filler metal, and the first filler metal flows from the filler metal compensation opening into a gap between the upper joint pair and the intermediate joint pair so as to fill the gap.
Furthermore, a method for connecting is proposedA method for stacking three coupling partners, wherein the upper and lower coupling partners are fixed in terms of their height and have a predetermined distance from one another. The method comprises the following steps: a first solder paste is applied to the brazeable first surface of the upper and middle bonding pairs such that a gap between the upper and middle bonding pairs is filled with the first solder paste, the first solder of the first solder paste having a first melting temperature. The upwardly open solder-compensating opening in the first joint pair is filled with a first solder paste, and a second solder paste is applied to the brazeable third surface of the middle joint pair and to the brazeable fourth surface of the lower joint pair, so that the gap between the middle joint pair and the lower joint pair is filled with the second solder paste, the second solder of which has a higher second melting temperature. The stack is placed in a Reflow oven (Reflow-
Figure BDA0002774529640000021
) To a temperature above the second melting temperature and subsequently cooling the stack such that during the cooling phase first the lower brazing layer solidifies, while the upper brazing layer is still in a molten liquid state, and causes the intermediate joint pair to descend and the intermediate joint pair to be joined over its entire surface to the lower joint pair, wherein the now larger gap between the intermediate joint pair and the upper joint pair is filled with solder from the molten liquid state in the upwardly open solder compensation opening, so that an entire surface joining of the intermediate joint pair to the upper joint pair occurs with the solder compensation opening left empty.
As the first solder, for example, tin-silver-copper Solder (SAC) can be used. As the second solder, for example, tin-copper solder (SnCu) can be used, which has a higher melting temperature than tin-silver-copper Solder (SAC) and solidifies first during the cooling process.
The composite component composed of three stacked coupling partners, which is described in the independent claim 1, can be advantageously improved by the measures and refinements listed in the dependent claims.
In particular, it is advantageous if the upper solder layer can be formed over the entire surface between the first solderable surface of the upper joint pair and the second solderable surface of the intermediate joint pair, with the solder compensating opening being left free. The lower brazing layer can be formed over the entire surface between the third brazable surface of the intermediate joint pair and the fourth brazable surface of the lower joint pair. By the material-to-material connection of the entire surfaces of the individual joining partners, an optimum electrical and thermal connection can advantageously be achieved.
In an advantageous embodiment of the composite component, the solder compensation opening, which is open at the top, can be formed above the brazeable second surface of the intermediate joining partner and through the brazeable first surface. Thereby, the first brazing filler metal may flow directly into the gap between the upper and middle joint pair during the brazing process.
In a further advantageous embodiment of the composite component, the solder compensation openings which are open at the top have the following volume: i.e. the volume is at least twice the volume of the gap between the upper and middle engagement pair. This advantageously ensures that a sufficient amount of the first solder can flow into the gap between the upper and middle joint partners even in the case of large volume contractions.
In a further advantageous embodiment of the composite component, the first joining partner can be, for example, a stamped grid. The second bond pair may be, for example, a DBC substrate (DBC: Direct Bonded copper). The third engagement pair may be a heat sink, for example.
Here, the first DBC copper structure may configure a brazeable second surface of the second bond pair, and the second DBC copper structure may configure a brazeable third surface of the second bond pair. The DBC substrate may advantageously provide very good electrical insulation and very good thermal conductivity between the stamped grid and the heat sink. Furthermore, the first and second solder layers have a significantly lower electrical resistance than the bonded connection.
Drawings
Embodiments of the invention are illustrated in the drawings and are set forth in detail in the description that follows. In the drawings, the same reference numerals denote parts or elements performing the same or similar functions.
Fig. 1 shows a schematic cross-sectional view of a first exemplary embodiment of a composite component according to the invention, consisting of three stacked joining partners, before a soldering process.
Fig. 2 shows a schematic cross-sectional view of the composite component according to the invention shown in fig. 1 after a brazing process.
Fig. 3 shows a schematic top view of a cut-out of a circuit module with a second embodiment of a composite assembly according to the invention consisting of three stacked engagement pairs.
Fig. 4 shows a schematic cross-sectional view of the composite component according to the invention shown in fig. 3 along the section line IV-IV.
Fig. 5 shows a schematic cross-sectional view of the composite component according to the invention in fig. 3 along the section line V-V.
Detailed Description
As shown in fig. 1 to 5, the illustrated embodiments of the composite components 1, 1A according to the invention, which are composed of three stacked joining partners 10, 20, 30, respectively comprise an upper joining partner 10, an intermediate joining partner 20 and a lower joining partner 30, which are connected to one another materially by means of an upper brazing layer 3 and by means of a lower brazing layer 5. The upper and lower coupling partners 10, 30 are fixed in their height and have a predetermined distance H from one another. An upper brazing layer 3 formed of a first brazing filler metal having a first melting temperature is configured between the upper joint pair 10 and the intermediate joint pair 20. A second brazing layer 5 formed of a second brazing filler metal having a higher second melting temperature is configured between the intermediate joint pair 20 and the lower joint pair 30. Furthermore, the upper joint pair 10 has an upwardly open solder compensation opening 14 filled with a first solder, from which the first solder flows into the gap between the upper joint pair 10 and the intermediate joint pair 20 in order to fill the gap.
As further shown in fig. 1 to 5, the upper brazing layer 3 is formed over the entire surface between the first brazeable surface 12 of the upper joint pair 10 and the second brazeable surface 22 of the intermediate joint pair 20 with the solder compensation opening 14 being left free. The lower brazing layer 5 is configured over the entire surface between the third brazable surface 24 of the intermediate joint pair 20 and the fourth brazable surface 32 of the lower joint pair 30.
As further shown in fig. 1 to 5, the solder compensation opening 14, which is open upwards, is configured in the embodiment shown above the brazeable second surface 22 of the intermediate joint pair 20 and penetrates through the brazeable first surface 12 of the upper joint pair 10. Furthermore, the solder compensation opening 14, which is open upward, has a volume that is at least twice the volume of the gap between the upper joint pair 10 and the middle joint pair 20.
As further shown in fig. 3 to 5, the second embodiment of the composite assembly 1A according to the invention shown is composed of three engagement pairs 10, 20, 30 which are part of a circuit module. Here, the first joint pair 10 is a punched grid 10A, the second joint pair 20 is a DBC substrate 20A (DBC: Direct Bonded copper) and the third joint pair 30 is a heat sink 30A. Further, the first DBC copper structure 22A configures a brazeable second surface 22 of the second joint pair 20, and the second DBC copper structure 24A configures a brazeable third surface 22 of the second joint pair 20.
An embodiment of the method according to the invention for connecting a stack of three coupling partners 10, 20, 30, wherein the upper coupling partner 10 and the lower coupling partner 30 are fixed in their height and have a predetermined distance H from one another, comprises the following steps: a first solder paste is applied to the brazeable first surface 12 of the upper joint pair 10 and to the brazeable second surface 22 of the middle joint pair 20, so that the gap between the upper joint pair 10 and the middle joint pair 20 is filled with the first solder paste, the first solder of which has a first melting temperature. The solder compensation openings 14 in the first joint pair 10 that are open upwards are filled with a first solder paste. A second solder paste is applied to the brazeable third surface 24 of the intermediate joint pair 20 and the brazeable fourth surface 32 of the lower joint pair 30 such that the gap between the intermediate joint pair 20 and the lower joint pair 30 is filled with the second solder paste, the second solder of which has a higher second melting temperature. Fig. 1 shows the stack thus prepared, which is composed of three joining partners 10, 20, 30, before the soldering process in a reflow soldering furnace. As further shown in fig. 1, in the illustrated embodiment, the gap between the upper and middle splice pairs 10, 20 and the gap between the lower and middle splice pairs 30, 20, respectively, are completely filled with corresponding solder paste. In the embodiment shown, the solder compensation opening 14, which is open upwards, in the first joining partner 10 is also completely filled with first solder paste.
The stack is heated in a reflow soldering oven to a temperature above the second melting temperature. The stack is then cooled so that during the cooling phase first the lower brazing layer 5 solidifies, while the upper brazing layer 3 is still in a molten liquid state, and results in the lowering of the intermediate joint pair 20 and the full face connection of the intermediate joint pair 20 to the lower joint pair 30. The now larger gap between the intermediate joining partner 20 and the upper joining partner 10 is filled with the molten solder from the solder compensation opening 14 which is open upward, so that a full-surface connection of the intermediate joining partner 20 to the upper joining partner 10 occurs with the solder compensation opening 14 being left empty.
Fig. 2 shows a stack of three joining partners 10, 20, 30 after the brazing process. As can further be seen in fig. 2, the first solder introduced into the solder compensation openings 14 before the soldering process flows almost completely into the gap between the upper joint pair 10 and the intermediate joint pair 20 in order to compensate for the volume loss of the first solder and the drop of the intermediate joint pair 20 during the soldering process in the reflow soldering furnace.
In the shown embodiment, a tin-silver-copper Solder (SAC) is used as the first solder for the upper brazing layer 3. In the shown embodiment a tin-copper solder (SnCu) having a higher melting temperature than the tin-silver-copper Solder (SAC) of the first brazing layer 3 is used as the second solder for the lower brazing layer 5. Thereby the second solder of the lower brazing layer 5 solidifies before the first solder of the upper brazing layer 3 during the cooling process.
Embodiments of the invention can be used, for example, for all power modules in an inverter and can also be used in modular switching modules in general with power reduction.

Claims (10)

1. A composite component (1, 1A) consisting of three stacked joining partners (10, 20, 30) which are connected to one another in a material-connecting manner by an upper brazing layer (3) and by a lower brazing layer (5), wherein the upper joining partner (10) and the lower joining partner (30) are fixed in terms of their height and have a predetermined distance (H) from one another, wherein an upper brazing layer (3) made of a first brazing material having a first melting temperature is formed between the upper joining partner (10) and the intermediate joining partner (20), and a second brazing layer (5) made of a second brazing material having a second, higher melting temperature is formed between the intermediate joining partner (20) and the lower joining partner (30), and wherein the upper joining partner (10) has an upwardly open brazing material compensation opening (14) filled with the first brazing material, the first brazing filler metal flows from the brazing filler metal compensation opening into a gap between the upper joint pair (10) and the middle joint pair (20) so as to fill the gap.
2. Composite component (1, 1A) according to claim 1, characterized in that the upper brazing layer (3) is configured in its entirety between the brazeable first surface (12) of the upper joint pair (10) and the brazeable second surface (22) of the intermediate joint pair (20) with clearance of the solder compensation opening (14).
3. Composite component (1, 1A) according to claim 1 or 2, characterized in that the lower brazing layer (5) is configured over the whole surface between the third brazable surface (24) of the intermediate joint pair (20) and the fourth brazable surface (32) of the lower joint pair (30).
4. Composite component (1, 1A) according to claim 2 or 3, characterized in that the solder compensation opening (14) which is open upwards is configured above the brazeable second surface (22) of the intermediate joint pair (20) and passes through the brazeable first surface (12).
5. Composite component (1, 1A) according to any of claims 1-4, characterized in that the solder compensation opening (14) which is open upwards has a volume which is at least twice the volume of the gap between the upper joining pair (10) and the intermediate joining pair (20).
6. Composite component (1, 1A) according to any one of claims 1 to 5, characterized in that said first engagement pair (10) is a stamped grid (10A).
7. The composite assembly (1, 1A) according to any of claims 1 to 6, wherein the second bonding pair (20) is a DBC substrate (20A).
8. The composite assembly (1, 1A) according to claim 7, characterized in that a first DBC copper structure (22A) configures the brazeable second surface (22) of the second joining pair (20) and a second DBC copper structure (24A) configures the brazeable third surface (24) of the second joining pair (20).
9. Composite component (1, 1A) according to any one of claims 1 to 8, characterized in that said third joining pair (30) is a heat sink (30A).
10. Method for connecting a stack of three coupling partners (10, 20, 30), wherein an upper coupling partner (10) and a lower coupling partner (30) are fixed in terms of their height and have a predetermined distance (H) from one another, comprising the following steps:
applying a first solder paste onto the brazeable first surface (12) of the upper joint pair (10) and onto the brazeable second surface (22) of the middle joint pair (20) so as to fill the gap between the upper joint pair (10) and the middle joint pair (20) with the first solder paste, the first solder of the first solder paste having a first melting temperature,
filling the upwardly open solder compensation opening (14) in the first joining pair (10) with the first solder paste,
applying a second solder paste onto the brazeable third surface (24) of the middle joint pair (20) and onto the brazeable fourth surface (32) of the lower joint pair (30) so as to fill the gap between the middle joint pair (20) and the lower joint pair (30) with the second solder paste, the second solder of the second solder paste having a higher second melting temperature,
heating the stack in a reflow soldering oven to a temperature above the second melting temperature, and
subsequently cooling the stack such that during a cooling phase first the lower brazing layer (5) solidifies, while the upper brazing layer (3) is still in a molten liquid state, and this causes the intermediate joint pair (20) to descend and the intermediate joint pair (20) to be joined to the lower joint pair (30) over its entire surface, wherein a larger gap between the intermediate joint pair (20) and the upper joint pair (10) is filled with molten liquid solder from the solder compensation opening (14) which opens upwards, so that joining of the intermediate joint pair (20) to the entire surface of the upper joint pair (10) is achieved with the solder compensation opening (14) being left free.
CN201980031989.3A 2018-05-15 2019-05-10 Composite assembly of three stacked coupling pairs Pending CN112136210A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102018207537.9 2018-05-15
DE102018207537.9A DE102018207537A1 (en) 2018-05-15 2018-05-15 Composite arrangement of three stacked joining partners
PCT/EP2019/062059 WO2019219533A1 (en) 2018-05-15 2019-05-10 Composite assembly of three stacked joining partners

Publications (1)

Publication Number Publication Date
CN112136210A true CN112136210A (en) 2020-12-25

Family

ID=66484077

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201980031462.0A Pending CN112106194A (en) 2018-05-15 2019-05-10 Heat removal assembly for semiconductor power module
CN201980031989.3A Pending CN112136210A (en) 2018-05-15 2019-05-10 Composite assembly of three stacked coupling pairs

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201980031462.0A Pending CN112106194A (en) 2018-05-15 2019-05-10 Heat removal assembly for semiconductor power module

Country Status (5)

Country Link
US (1) US11569151B2 (en)
EP (3) EP3794640B1 (en)
CN (2) CN112106194A (en)
DE (1) DE102018207537A1 (en)
WO (3) WO2019219535A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112420534B (en) * 2020-11-27 2021-11-23 上海易卜半导体有限公司 Method for forming semiconductor package and semiconductor package
CN113782498B (en) * 2021-07-27 2024-05-17 华为数字能源技术有限公司 Power module and power device
DE102022204294A1 (en) 2022-05-02 2023-11-02 Robert Bosch Gesellschaft mit beschränkter Haftung Connection arrangement with a circuit carrier centering a component

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5372295A (en) * 1991-10-04 1994-12-13 Ryoden Semiconductor System Engineering Corporation Solder material, junctioning method, junction material, and semiconductor device
JP2004303869A (en) * 2003-03-31 2004-10-28 Denso Corp Semiconductor device and its manufacturing method
JP2006066716A (en) * 2004-08-27 2006-03-09 Fuji Electric Holdings Co Ltd Semiconductor device
US20130134210A1 (en) * 2011-11-25 2013-05-30 Aya Muto Joining method and semiconductor device manufacturing method
JP2013197162A (en) * 2012-03-16 2013-09-30 Toyota Industries Corp Semiconductor device
WO2018021322A1 (en) * 2016-07-26 2018-02-01 三菱電機株式会社 Semiconductor device

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09283687A (en) * 1996-04-18 1997-10-31 Toyota Autom Loom Works Ltd Lead frame and semiconductor device
AU705177B1 (en) * 1997-11-26 1999-05-20 Kabushiki Kaisha Toshiba Semiconductor device
JP2000286289A (en) * 1999-03-31 2000-10-13 Fujitsu Ten Ltd Board laminated with metal, and semiconductor device
JP2001298033A (en) * 2000-04-12 2001-10-26 Hitachi Ltd Semiconductor device
JP3793407B2 (en) * 2000-09-19 2006-07-05 株式会社日立製作所 Power converter
JP2002314030A (en) * 2001-04-12 2002-10-25 Mitsubishi Electric Corp Semiconductor device
JP2003100983A (en) * 2001-09-21 2003-04-04 Kyocera Corp Ceramic circuit board
DE10221082A1 (en) * 2002-05-11 2003-11-20 Bosch Gmbh Robert Semiconductor device
JP3847676B2 (en) * 2002-07-15 2006-11-22 三菱電機株式会社 Power semiconductor device
DE10252577B4 (en) 2002-11-12 2008-08-07 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for producing a solder joint by capillary solder flow
DE10314876B4 (en) * 2003-04-01 2008-02-14 Infineon Technologies Ag Method for the multi-stage production of diffusion solder joints and its use for power components with semiconductor chips
DE10332695A1 (en) * 2003-07-18 2005-02-03 Robert Bosch Gmbh Arrangement for fastening a component
JP4958735B2 (en) * 2007-11-01 2012-06-20 株式会社日立製作所 Power semiconductor module manufacturing method, power semiconductor module manufacturing apparatus, power semiconductor module, and joining method
US8642394B2 (en) 2008-01-28 2014-02-04 Infineon Technologies Ag Method of manufacturing electronic device on leadframe
JP5206102B2 (en) * 2008-05-08 2013-06-12 トヨタ自動車株式会社 Semiconductor device
JP2013065620A (en) * 2011-09-15 2013-04-11 Sumitomo Electric Ind Ltd Electrode terminal with wiring sheet, wiring structure, semiconductor device, and manufacturing method of semiconductor device
US8823175B2 (en) * 2012-05-15 2014-09-02 Infineon Technologies Ag Reliable area joints for power semiconductors
JP2014120638A (en) * 2012-12-18 2014-06-30 Rohm Co Ltd Power module semiconductor device, and method of manufacturing the same
JP2015032765A (en) * 2013-08-06 2015-02-16 三菱電機株式会社 Semiconductor device
DE112015005654T5 (en) * 2014-12-18 2017-08-31 Mitsubishi Electric Corporation Insulated circuit board, power module and power unit
US20160233150A1 (en) * 2015-02-05 2016-08-11 Kabushiki Kaisha Toshiba Semiconductor device
DE102016112602A1 (en) * 2016-07-08 2018-01-11 Danfoss Silicon Power Gmbh Low-inductance power module design
CN107170720A (en) * 2017-06-14 2017-09-15 扬州国扬电子有限公司 A kind of stacked package two-side radiation power model

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5372295A (en) * 1991-10-04 1994-12-13 Ryoden Semiconductor System Engineering Corporation Solder material, junctioning method, junction material, and semiconductor device
JP2004303869A (en) * 2003-03-31 2004-10-28 Denso Corp Semiconductor device and its manufacturing method
JP2006066716A (en) * 2004-08-27 2006-03-09 Fuji Electric Holdings Co Ltd Semiconductor device
US20130134210A1 (en) * 2011-11-25 2013-05-30 Aya Muto Joining method and semiconductor device manufacturing method
JP2013197162A (en) * 2012-03-16 2013-09-30 Toyota Industries Corp Semiconductor device
WO2018021322A1 (en) * 2016-07-26 2018-02-01 三菱電機株式会社 Semiconductor device

Also Published As

Publication number Publication date
WO2019219536A1 (en) 2019-11-21
EP3794639A1 (en) 2021-03-24
EP3794641A1 (en) 2021-03-24
EP3794640B1 (en) 2022-07-06
EP3794640A1 (en) 2021-03-24
WO2019219533A1 (en) 2019-11-21
DE102018207537A1 (en) 2019-11-21
WO2019219535A1 (en) 2019-11-21
US11569151B2 (en) 2023-01-31
US20210249335A1 (en) 2021-08-12
CN112106194A (en) 2020-12-18

Similar Documents

Publication Publication Date Title
JP6380539B2 (en) Bonding structure, bonding material, and bonding method
JP5887901B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP6602480B2 (en) Semiconductor device
CN106133895B (en) Method for assembling electrical components using a cover and cover suitable for use in the method
CN106133892B (en) Method for assembling electrical components using a cover and cover suitable for use in the method
CN112136210A (en) Composite assembly of three stacked coupling pairs
CN102593020B (en) Manufacture the method for semiconductor equipment, semiconductor equipment and use the igniter of this semiconductor equipment
JP5870669B2 (en) Semiconductor device and manufacturing method of semiconductor device
CN102693963A (en) semiconductor device and method of manufacturing the same
CN102074536A (en) Power semiconductor device and manufacturing method therefor
CN102265393A (en) Electrical or electronic composite component and method for producing an electrical or electronic composite component
CN105706224B (en) Electronic building brick by the way that diffusion region to be designed as to the diffusion soldering method of brazed joints and with this brazed joints
US10672690B2 (en) Method for manufacturing an electronic assembly
CN110574156A (en) electronic assembly with a component mounted between two substrates and method for producing the same
JP3836010B2 (en) Semiconductor device
EP2698817A1 (en) Semiconductor device and method for manufacturing semiconductor device
JP6287310B2 (en) Electronic component, method for manufacturing electronic component, and method for manufacturing electronic device
CN103715170A (en) Semiconductor unit and method for manufacturing the same
JP7243584B2 (en) Semiconductor device manufacturing method
KR20110066855A (en) Junction structure and manufacturing method thereof
CN113396479B (en) Power conversion device
CN104112729A (en) Method For Manufacturing Semiconductor Devices Having A Glass Substrate
CN112771665A (en) Packaging structure, electric vehicle and electronic device
CN115722749A (en) Local induction heating diffusion welding method and power module packaging method
CN110943047A (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination