CN111585574A - Pipeline analog-to-digital converter - Google Patents
Pipeline analog-to-digital converter Download PDFInfo
- Publication number
- CN111585574A CN111585574A CN202010472320.2A CN202010472320A CN111585574A CN 111585574 A CN111585574 A CN 111585574A CN 202010472320 A CN202010472320 A CN 202010472320A CN 111585574 A CN111585574 A CN 111585574A
- Authority
- CN
- China
- Prior art keywords
- analog
- pipeline
- level
- stage
- digital converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The invention belongs to the technical field of integrated circuits, and particularly relates to a pipeline analog-to-digital converter capable of correcting capacitor mismatch and interstage gain errors. According to the method, PN codes are injected into a digital domain or an analog domain of the pipeline stage sub-analog-digital converter, the average value of output code words of the (i + 1) th pipeline stage sub-analog-digital converter is counted under the condition that the output of the ith pipeline stage sub-analog-digital converter is a specific code word b, the capacitance mismatch error and the actual interstage gain of the ith pipeline stage are estimated according to the relation between the average value and the preceding stage capacitance mismatch error and the actual interstage gain, and the code words output by the (i + 1) th pipeline stage sub-analog-digital converter can be corrected. The invention can also flexibly adjust the working interval time and the accumulated time of correction according to the actual situation, thereby realizing the flexible adjustment of correction precision, tracking speed and power consumption.
Description
Technical Field
The invention belongs to the technical field of integrated circuits, and particularly relates to a pipeline analog-to-digital converter capable of correcting capacitor mismatch and interstage gain errors.
Background
The analog-to-digital converter is a circuit module for converting an analog signal into a digital signal, and is widely applied to various fields, such as audio and video acquisition, high-definition image processing, communication systems and the like, and different fields also put different requirements on the performance of the analog-to-digital converter, so that analog-to-digital converters with different structures are developed. The pipeline analog-to-digital converter (pipeline adc) has important characteristics of both speed and precision in the application, and thus is widely applied. The pipeline analog-to-digital converter is formed by cascading a series of high-speed low-precision sub analog-to-digital converters (sub-ADCs) with similar structures. For each stage, after an input signal is sampled and quantized by a sub-analog-to-digital converter, a residual error is amplified to be used as the input of the next stage, and the stages are connected and work simultaneously, so that the conversion between high-speed and high-precision analog signals and digital signals is realized.
Fig. 1 shows a basic architecture of a typical two-stage pipeline analog-to-digital converter, each stage of the pipeline analog-to-digital converter includes a sub analog-to-digital converter 101(201), a sub digital-to-analog converter 102, a subtractor 103 and an amplifier 104. Capacitive digital-to-analog converters (DACs) are commonly used sub-digital-to-analog converters, and the prior art finds that there are two structures: a binary code type and a thermometer code type. Due to process problems, the actual capacitance value of the capacitance digital-to-analog converter has deviation, so that the output of the sub-digital-to-analog converter has errors. At the same time, the amplification of the amplifier will also vary. Ultimately, capacitive mismatch and inter-stage gain errors lead to Spurious Free Dynamic Range (SFDR) and signal-to-noise ratio (SNDR) degradation.
Disclosure of Invention
The invention mainly aims to provide a pipeline analog-to-digital converter capable of correcting capacitance mismatch and interstage gain errors aiming at the capacitance mismatch and interstage gain errors of a binary code type digital-to-analog converter, so that the normal work of the pipeline analog-to-digital converter can not be interrupted, and the performance index of the pipeline analog-to-digital converter is improved.
In order to achieve the above object, the present invention provides a pipeline analog-to-digital converter, which includes a PN code injection module, a digital correction circuit, and a plurality of pipeline stages, wherein the plurality of pipeline stages are coupled in a cascade manner, each pipeline stage includes a sub analog-to-digital converter, a sub digital-to-analog converter, and an interstage gain amplifier, and the sub digital-to-analog converter is of a binary code type;
PN code generators and digital correction circuits are arranged between all adjacent two stages of pipeline stages; the preceding stage pipeline stage is the ith stage of the pipeline analog-to-digital converter, the adjacent following stage pipeline stage is the (i + 1) th stage of the pipeline analog-to-digital converter, wherein i is more than or equal to 1 and less than or equal to N-1, N is the number of pipeline stages, and N is more than or equal to 2; the number of the PN code generator and the number of the digital correction circuits are both N-1;
a PN code generator between the i-th level pipeline stage and the i + 1-th level pipeline stage, for randomly generating a PN code and inputting the PN code into the i-th level pipeline stage, wherein the value of the PN code is +1 or-1; PN code input in ith level pipeline stage adopts digital signal mode or analog signal mode;
if the PN code is input into the ith level pipeline stage in a digital signal mode, converting an analog input signal of the ith level into a code word by the sub analog-to-digital converter of the ith level pipeline stage, taking a digital signal obtained by adding the PN code output by the PN code generator and the code word output by the sub analog-to-digital converter of the ith level pipeline stage as an input signal of the ith level pipeline stage sub analog-to-digital converter, amplifying a difference value of an analog input signal of the ith level pipeline stage and an analog output signal of the ith level pipeline stage sub analog-to-digital converter by the interstage gain amplifier of the ith level pipeline stage, and outputting the difference value to the (i + 1) th level pipeline stage as an analog input signal of the (i + 1) th level pipeline stage;
if the PN code is input into the ith level pipeline stage in an analog signal mode, the sub analog-to-digital converter of the ith level pipeline stage converts the analog input signal of the ith level into a code word and outputs the code word to the sub analog-to-digital converter of the ith level pipeline stage; subtracting an analog output signal of an ith pipeline level sub digital-to-analog converter from an analog input signal of the ith pipeline level to obtain a quantization residual error of the ith pipeline level, inputting an analog signal obtained by digital-to-analog conversion of a PN code output by a PN code generator into the ith pipeline level to increase or reduce the quantization residual error, wherein the increased or reduced amplitude is the amplitude of the lowest effective bit of a code word of the ith pipeline level sub analog-to-digital converter converted by the ith pipeline level analog-to-digital converter, and the quantization residual error with the increased or reduced amplitude is amplified by an interstage gain amplifier and then output to the (i + 1) th pipeline level as an analog input signal of the (i + 1) th pipeline level;
the digital correction circuit receives a PN code output by the PN code generator, a code word output by the ith-level pipeline-level sub analog-to-digital converter and a code word output by the (i + 1) -level pipeline-level sub analog-to-digital converter, and counts the average value of the code words output by the (i + 1) -level pipeline-level sub analog-to-digital converter under the condition that the code word output by the ith-level pipeline-level sub analog-to-digital converter is b, wherein b represents the code word output by the ith-level pipeline-level sub analog-to-digital converter, k is the binary digit number of the code words output by the ith-level pipeline-level sub analog-to-digital converter, and b is more than or equal to 0 and less than or equal to 2kAnd-1, estimating a capacitance mismatch error and an actual interstage gain of the ith stage pipeline stage according to the average value of the codeword output by the (i + 1) th stage pipeline stage sub analog-to-digital converter and the relation between the capacitance mismatch error and the actual interstage gain error of the ith stage pipeline stage, and correcting the capacitance mismatch and the interstage gain error of the codeword output by the (i + 1) th stage pipeline stage sub analog-to-digital converter by using the obtained capacitance mismatch error and the actual interstage gain.
Further, the digital correction circuit includes an error detection circuit and an error correction circuit, the error detection circuit is configured to count a mean value of output code words of the i +1 th-stage pipeline sub analog-to-digital converter under two conditions that a PN code is equal to +1 and the PN code is equal to-1 under the condition that an output of the i-th-stage pipeline sub analog-to-digital converter is a specific code word b, and estimate a capacitance mismatch error and an actual inter-stage gain of the i-th-stage pipeline according to the mean value of the output code words of the i + 1-stage pipeline sub analog-to-digital converter and a relationship between the capacitance mismatch error and the actual inter-stage gain error of the i + 1-stage pipeline sub analog-to-digital converter; the error correction circuit is used for correcting the capacitance mismatch and the interstage gain error of the output code word of the (i + 1) th-level pipeline-level sub analog-to-digital converter by adopting the capacitance mismatch error and the actual interstage gain obtained by the error detection circuit.
Further, the error detection circuit comprises a first memory, a second memory, a third memory, an error calculation module and a control module; in a first accumulation time period, under the control of a control module, taking a PN code equal to +1 as a chip selection signal of a first memory, and storing a code word output by an i + 1-level pipeline level sub analog-to-digital converter when the PN code is equal to +1 in a row of the first memory, wherein the code word output by the i-level pipeline level sub analog-to-digital converter is taken as a row address; using the PN code equal to-1 as a chip selection signal of a second memory, and storing a code word output by the (i + 1) th level pipeline level sub analog-to-digital converter when the PN code is equal to-1 in a row which uses the code word output by the ith level pipeline level sub analog-to-digital converter as a row address in the second memory; the error calculation module reads the first memory and the second memory at a first interval time under the control of the control module, calculates the mean value of each row of code words of the first memory and the mean value of each row of code words of the second memory, estimates the capacitance mismatch error and the actual interstage gain by using two mean values of the first memory and the second memory with the same row address, and stores the capacitance mismatch error and the actual interstage gain in a third memory for the error correction circuit to call; the control module is used for controlling the time length of the first storage and the second storage for storing the code words of the (i + 1) th-level pipeline-level sub analog-to-digital converter according to the first accumulation time, and controlling the error calculation module to calculate and update the frequency of the capacitance mismatch error and the actual interstage gain according to the first interval time.
Furthermore, the error correction circuit comprises a subtracter, an adder, a multiplier, an amplifier and a divider, wherein the amplification factor of the amplifier is equal to the ideal interstage gain of the ith stage of pipeline stage interstage gain amplifier, and the divisor of the divider is equal to the calculated actual interstage gain of the ith stage of pipeline stage interstage gain amplifier; the code words output by the i-level pipeline-level sub-analog-to-digital converter are sent to a subtracted end of the subtracter, the calculated capacitor mismatch error is sent to the subtracted end of the subtracter, and the output of the subtracter is sent to the adder; the PN code and the actual interstage gain of the ith stage pipeline stage obtained by calculation are sent to a multiplier for multiplication, and the output of the multiplier is sent to an adder to be added with the output of a subtracter; the output of the adder passes through an amplifier and a divider and then outputs a corrected code word.
Advantageous effects
The pipeline analog-to-digital converter corrects the capacitor mismatch and the interstage gain error through PN code injection, and can flexibly adjust the working interval time and the accumulated time of correction according to the actual situation, thereby realizing the flexible adjustment of correction precision, tracking speed and power consumption.
Drawings
FIG. 1 is a diagram of a prior art Pipeline analog-to-digital converter (Pipeline ADC) basic structure;
FIG. 2 is a block diagram of a 4-bit capacitive digital-to-analog converter (DAC) of the prior art;
FIG. 3 is a basic schematic diagram of the digital domain PN code injection pipeline analog-to-digital converter of the present invention;
FIG. 4 is a basic schematic diagram of a pipeline analog-to-digital converter of the present invention for injecting PN codes in the analog domain;
FIG. 5 is a block diagram of an embodiment of an error detection circuit of the digital correction circuit of the present invention;
FIG. 6 shows an embodiment of an error correction circuit of the digital correction circuit of the present invention.
Detailed Description
The following describes in detail embodiments of the present invention with reference to the drawings.
The pipeline analog-to-digital converter has N pipeline stages, N is more than or equal to 2, each pipeline stage comprises a sub analog-to-digital converter, a sub digital-to-analog converter, a subtracter and an interstage gain amplifier, and the sub digital-to-analog converter is of a binary code type.
Fig. 1 shows two stages of pipeline stages before and after a pipeline analog-to-digital converter 100. Referring to fig. 1, the preceding stage pipeline stage is identified by i, and the subsequent stage pipeline stage is identified by i +1, where i is greater than or equal to 1 and is less than or equal to N-1. VinThe voltage value of an ith-level pipeline-level input Analog signal 1(Analog input) is represented, the output of the ith-level pipeline-level sub Analog-to-digital converter 101 is a codeword b, and is also the input of the ith-level pipeline-level sub digital-to-Analog converter 102, wherein b is greater than or equal to 0 and less than or equal to 2k-1, k is i level pipeline code wordA binary digit number; DACi(b) The sub-DAC 102 representing the i-th pipeline stage converts the input codeword b into an analog output 2, Vin-DACi(b) Is the quantized residual 3, V output by the i-th pipeline subtractor 103resThe voltage value of the analog signal 4 output by the ith stage of the pipeline stage, G is the gain amplifier G between the ith stage of the pipeline stageiIdeal inter-stage gain values.
For the ith stage pipeline stage of the pipeline analog-to-digital converter, under the ideal condition that no error exists, the signal input and output formula of the ith stage pipeline stage is as follows:
Vres＝(Vin-DACi(b))*G (1)
the codeword output by the i +1 th-stage pipeline stage sub analog-to-digital converter 201 is c ═ ADCi+1(Vres) (2)
Wherein, ADCi+1(Vres) The analog quantity voltage value V of the i +1 th level pipeline stage sub analog-to-digital converter is representedresConverted into a digital quantity.
When there is capacitance mismatch and interstage gain error, use Vres'represents the voltage value of the analog signal 4 output by the i-th stage pipeline stage, and G' represents the inter-stage gain amplifier GiThe actual inter-stage gain values of sub-adc 101 and 201 are represented by b 'and c', then the signal input and output of the i-th stage pipeline is expressed as,
the codeword of the output of the i +1 th-stage pipeline-level sub analog-to-digital converter 201 is,
where (b ') is the capacitance mismatch value when the input codeword of the sub adc 102 is b'. Thus, the ADC is estimatedi+1(b ') G ' and G ', errors due to capacitance mismatch and inter-stage gain can be corrected.
Fig. 3 and 4 illustrate two embodiments 200 and 300, respectively, of a pipeline analog-to-digital converter of the present invention capable of capacitance mismatch and inter-stage gain error correction. The basic principle of the pipeline analog-to-digital converter for performing capacitance mismatch and interstage gain error correction by injecting PN codes in the digital domain and the analog domain is explained below. Referring to fig. 3 and 4, the preceding stage pipeline stage is identified by i, and the subsequent stage pipeline stage is identified by i +1, where i is greater than or equal to 1 and is less than or equal to N-1. The digital domain PN code injection refers to the fact that PN codes are input into the ith level pipeline stage in a digital signal mode, and the analog domain PN code injection refers to the fact that PN codes are input into the ith level pipeline stage in an analog signal mode. The PN code takes a value of +1 or-1 in a digital domain, and the amplitude increased or decreased in an analog domain is the amplitude of the lowest effective bit of the ith-level pipeline-level sub analog-to-digital converter after being converted by the ith-level analog-to-digital converter. In fig. 3, the digital output 7 of the PN code generator 105, i.e., the PN code, is added to the codeword b output from the sub adc 101 by the adder 110, and the input codeword of the sub adc 102 becomes b ″ + b' + PN. In fig. 4, PN code generator 105 converts digital output 7, i.e., the PN code, to the analog domain via DAC 106, and adds to output 2 of sub-DAC 102 via adder 111, i.e., the DACi(b') add, the output 9 of the adder 111 is DACi(b')+DACi(PN*(1+c) In a batch process), wherein,cerror introduced by PN code injection, in digital domain c0, analog domaincTypically in the order of 1%, neglectingcThe Spurious Free Dynamic Range (SFDR) requirement of a part of high-speed high-precision analog-to-digital converters can be met.
Whether the PN code is injected in the analog domain or the digital domain, when the codeword output by the i-th pipeline sub analog-to-digital converter 101 is b', the voltage value of the analog signal 4 output by the i-th pipeline is equal to
The codeword c "output by the i +1 th-stage pipeline-level sub analog-to-digital converter 201 is
On the premise that the codeword output by the i-th pipeline-level sub analog-to-digital converter 101 is b ', the average values of the codewords c' output by the subsequent pipeline-level sub analog-to-digital converter 201 when the PN code is +1 and-1 are respectively
E(ADCi+1(Vres"|b',PN＝+1))＝E(ADCi+1((Vin-DACi(b'))*G'-(1+c)*G'-(b')*G'))
＝E(ADCi+1((Vin-DACi(b'))*G'))-E((1+c)*G')-E(ADCi+1((b')*G'))
＝-(1+c)*G'-E(ADCi+1((b')))*G'
(7)
E(ADCi+1(Vres"|b',PN＝-1))＝E(ADCi+1((Vin-DACi(b'))*G'+(1+c)*G'-(b')*G'))
＝E(ADCi+1((Vin-DACi(b'))*G'))+E((1+c)*G')-E(ADCi+1((b')*G'))
＝(1+c)*G'-E(ADCi+1((b')))*G'
(8)
Wherein, E ((1 +)c)*G')＝(1+c) G'; residual mean 0, E (ADC)i+1((Vin-DACi(b'))*G'))＝0；
Thus, the two average values can be added or subtracted, and the two average values can be added or subtracted
E(ADCi+1(Vres"|b',PN＝+1))+E(ADCi+1(Vres"|b',PN＝-1))＝-2*E(ADCi+1((b')))*G' (9)
E(ADCi+1(Vres"|b',PN＝+1))-E(ADCi+1(Vres"|b',PN＝-1))＝2*(1+c)*G'≈-2*G' (10)
It can be seen that, on the premise that the codeword output by the i-th-stage pipeline-level sub analog-to-digital converter 101 is b', the i + 1-th-stage pipeline-level sub models are respectively counted when the PN code is +1 and-1The average value of the code word c' output by the digital converter 201 is estimated as E (ADC)i+1((b '))) G ' and G ', then using E (ADC)i+1(b ')). multidot.G' as ADCi+1(b ')) G', the codeword c "can be corrected for errors due to capacitance mismatch and inter-stage gain according to equation (6) to obtain the codeword c in an ideal state.
G'≈(E(ADCi+1(Vres"|b',PN＝-1))-E(ADCi+1(Vres"|b',PN＝+1)))/2 (11)
E(ADCi+1((b')))*G'＝-(E(ADCi+1(Vres"|b',PN＝+1))+E(ADCi+1(Vres"|b',PN＝-1)))/2 (12)
For convenience of circuit design, it is possible to define
'(b')＝-E(ADCi+1((b')))*G'＝(E(ADCi+1(Vres"|b',PN＝+1))+E(ADCi+1(Vres"|b',PN＝-1)))/2
(13)
Based on the above principle, the pipeline analog-to-digital converter provided by the present invention includes a digital correction circuit, the digital correction circuit receives a PN code, a codeword output by the i-th pipeline-level sub analog-to-digital converter, and a codeword output by the i + 1-th pipeline-level sub analog-to-digital converter, and counts an average value of codewords output by the i + 1-th pipeline-level sub analog-to-digital converter when the PN code is +1 and the PN code is-1 under the condition that the output of the i-th pipeline-level sub analog-to-digital converter is a specific codeword b, where b represents a codeword of the i-th pipeline level, k is a bit number of the codeword of the i-th pipeline level, and b is greater than orkAnd 1, calculating a capacitance mismatch error and an actual interstage gain of the ith stage pipeline stage by using the average value, and correcting output code words of the i +1 stage pipeline stage sub analog-to-digital converter.
One embodiment of the digital correction circuit includes an error detection circuit and an error correction circuit. The error detection circuit is used for counting the average value of the code words output by the i +1 th-stage pipeline stage sub analog-to-digital converter when the PN code is +1 and the PN code is-1 under the condition that the output of the i-th-stage pipeline stage sub analog-to-digital converter is a specific code word b, and calculating the capacitance mismatch error and the actual interstage gain of the i-th-stage pipeline stage by adopting the average value; the error detection circuit is used for correcting the output code words of the i + 1-level pipeline-level sub analog-to-digital converter.
FIG. 5 shows an embodiment of an error detection circuit in the digital correction circuit of the present invention. As shown, the error detection circuit 107 includes a first memory 1071, a second memory 1072, a third memory 1073, an error calculation module 1074, and a control module 1075; in the first accumulation time period t1, under the control of the control module 1075, the PN code equal to +1 is used as the chip select signal of the first memory 1071, and the codeword output by the i +1 th-stage pipeline stage sub analog-to-digital converter when the PN code is equal to +1 is stored in the row of the first memory 1071 using the codeword output by the i-th-stage pipeline stage sub analog-to-digital converter as the row address; using the PN code equal to-1 as a chip select signal of the second memory 1072, and storing the codeword output by the i +1 th-stage pipeline stage sub analog-to-digital converter when the PN code is equal to-1 in the row of the second memory 1072 using the codeword output by the i-th-stage pipeline stage sub analog-to-digital converter as a row address; the error calculation module 1074 reads the first memory 1071 and the second memory 1072 at a first interval time under the control of the control module 1075, calculates a mean value of each row of code words of the first memory 1071 and a mean value of each row of code words of the second memory 1072, calculates a capacitance mismatch error '(b') and an actual inter-stage gain G 'using two mean value estimates that the first memory 1071 and the second memory 1072 have the same row address, and stores the capacitance mismatch error' (b ') and the actual inter-stage gain G' in the third memory 1073 for the error correction circuit to call; the control module 1075 is configured to control a time duration for which the first memory 1071 and the second memory 1072 store the i +1 th stage pipeline stage sub analog-to-digital converter codeword according to the first accumulated time, control the error calculation module 1074 to calculate a frequency of the capacitance mismatch error and the actual inter-stage gain according to the first interval time t2, and update the frequency of the capacitance mismatch error and the actual inter-stage gain in the third memory 1073.
According to the inverse operation of the formula (6), i.e. the formula (14), the codeword c "under the ideal state can be obtained by performing error correction caused by capacitance mismatch and inter-stage gain on the codeword c ″.
c＝(c"+ADCi+1((b'))*G'+PN*G')G/G'＝(c"-'(b')+PN*G')G/G' (14)
FIG. 6 shows an embodiment of an error correction circuit of the digital correction circuit of the present invention. The error correction circuit 108 includes a subtractor 1081, an adder 1082, an amplifier 1083, a divider 1084, and a multiplier 1085. The amplification of amplifier 1083 is the desired interstage gain G and the divisor of divider 1084 is the actual interstage gain G'. The codeword c "and the capacitance mismatch error ' (b ') output by the i +1 th-stage pipeline-stage sub analog-to-digital converter 201 are respectively sent to the subtracted end and the subtracted end of the subtracter 1081, the subtracted result is sent to the adder 1082, the PN code and the actual interstage gain G ' are sent to the multiplier 1085 for multiplication and then sent to the adder 1082, and the two are added by the adder 1082 and then output to the corrected codeword c through the amplifier 1083 and the divider 1084.
Taking a two-stage pipeline analog-to-digital converter as an example, the first stage is 6 bits, the second stage is 8 bits, and the inter-stage gain is 16, so that the input codeword range b' of the sub-digital-to-analog converter of the 1 st stage pipeline stage is 0-63, and the quantization codeword range of the sub-analog-to-digital converter of the 2 nd stage pipeline stage is 0-255.
Inputting code words 0-63 as row addresses by using a DAC1 of a sub-digital-to-analog converter of a 1-level pipeline stage, recording a quantized code word of the sub-digital-to-analog converter of the 2-level pipeline stage into a first memory when PN is equal to 1, recording a quantized code word of the sub-digital-to-analog converter of the 2-level pipeline stage into a second memory when PN is equal to-1, and recording an accumulated time period t 1-256-64-16-262144 clock period of the sub-analog-to-digital converter (ADC); calculating the mean value of each line of the first memory and the mean value of each line of the second memory, calculating the capacitance mismatch error and the actual interstage gain according to the obtained mean values, wherein the actual interstage gain is irrelevant to an input code word b ' of the neutron digital-to-analog converter in the 1 st-stage pipeline stage, so that the actual interstage gain obtained by the mean value of one line can be used as the actual interstage gain for correction, and the actual interstage gain value for correction can also be obtained by averaging the actual interstage gain G ' (b ') obtained by the mean value of each line
The latter is adopted in the present embodiment; caused by capacitor mismatchThe error of (b ') is related to the input codeword b' of the sub-dac in the 1 st-stage pipeline structure, so that the (b ') is the capacitance mismatch error when the sub-dac in the current pipeline stage inputs the codeword b', and the different capacitance mismatch errors '(b') are used for correction according to the difference of the input codeword b ', and 64 values of (b') and 1 value of G 'are stored, and the control module in the error detection circuit outputs G' and the corresponding (b ') to the error calibration circuit for calibration according to the value of b'. The capacitance mismatch and inter-stage gain error of the digital-to-analog converter are tracked over time by the control module in the error detection circuit setting the interval time t2 to 60s, i.e., the time interval for updating the values of 64 ' (b ') and 1G ' in memory each time is calculated to be 60 s.
Through the correction, the spurious-free dynamic range SFDR of the pipeline analog-to-digital converter can reach over 75 dB.
The present invention is not limited to the above preferred embodiments, and any modifications, equivalents, improvements, etc. made within the principle of the present invention are included in the scope of the present invention.
Claims (4)
1. A pipeline analog-to-digital converter comprises a PN code injection module, a digital correction circuit and a plurality of pipeline stages, wherein the pipeline stages are coupled in a cascading mode, each pipeline stage comprises a sub analog-to-digital converter, a sub digital-to-analog converter and an interstage gain amplifier, and the sub digital-to-analog converter is of a binary code type;
PN code generators and digital correction circuits are arranged between all adjacent two stages of pipeline stages; the preceding stage pipeline stage is the ith stage of the pipeline analog-to-digital converter, the adjacent following stage pipeline stage is the (i + 1) th stage of the pipeline analog-to-digital converter, wherein i is more than or equal to 1 and less than or equal to N-1, N is the number of pipeline stages, and N is more than or equal to 2; the number of the PN code generator and the number of the digital correction circuits are both N-1;
a PN code generator between the i-th level pipeline stage and the i + 1-th level pipeline stage, for randomly generating a PN code and inputting the PN code into the i-th level pipeline stage, wherein the value of the PN code is +1 or-1; PN code input in ith level pipeline stage adopts digital signal mode or analog signal mode;
if the PN code is input into the ith level pipeline stage in a digital signal mode, converting an analog input signal of the ith level into a code word by the sub analog-to-digital converter of the ith level pipeline stage, taking a digital signal obtained by adding the PN code output by the PN code generator and the code word output by the sub analog-to-digital converter of the ith level pipeline stage as an input signal of the ith level pipeline stage sub analog-to-digital converter, amplifying a difference value of an analog input signal of the ith level pipeline stage and an analog output signal of the ith level pipeline stage sub analog-to-digital converter by the interstage gain amplifier of the ith level pipeline stage, and outputting the difference value to the (i + 1) th level pipeline stage as an analog input signal of the (i + 1) th level pipeline stage;
if the PN code is input into the ith level pipeline stage in an analog signal mode, the sub analog-to-digital converter of the ith level pipeline stage converts the analog input signal of the ith level into a code word and outputs the code word to the sub analog-to-digital converter of the ith level pipeline stage; subtracting an analog output signal of an ith pipeline level sub digital-to-analog converter from an analog input signal of the ith pipeline level to obtain a quantization residual error of the ith pipeline level, inputting an analog signal obtained by digital-to-analog conversion of a PN code output by a PN code generator into the ith pipeline level to increase or reduce the quantization residual error, wherein the increased or reduced amplitude is the amplitude of the lowest effective bit of a code word of the ith pipeline level sub analog-to-digital converter converted by the ith pipeline level analog-to-digital converter, and the quantization residual error with the increased or reduced amplitude is amplified by an interstage gain amplifier and then output to the (i + 1) th pipeline level as an analog input signal of the (i + 1) th pipeline level;
the digital correction circuit receives a PN code output by the PN code generator, a code word output by the ith-level pipeline-level sub analog-to-digital converter and a code word output by the (i + 1) -level pipeline-level sub analog-to-digital converter, and counts the average value of the code words output by the (i + 1) -level pipeline-level sub analog-to-digital converter under the condition that the code word output by the ith-level pipeline-level sub analog-to-digital converter is b, wherein b represents the code word output by the ith-level pipeline-level sub analog-to-digital converter, k is the binary digit number of the code words output by the ith-level pipeline-level sub analog-to-digital converter, and b is more than or equal to 0 and less than or equal to 2k-1, according to the average value of the output code words of the i +1 th stage pipeline stage sub analog-to-digital converter and the i stage pipeline stage capacitorAnd estimating a capacitance mismatch error and an actual interstage gain of the ith stage of the pipeline stage according to the relationship between the mismatch error and the actual interstage gain error, and correcting the capacitance mismatch and the interstage gain error of the output code word of the (i + 1) th stage of the pipeline stage sub analog-to-digital converter by adopting the obtained capacitance mismatch error and the actual interstage gain.
2. An analog to digital converter as claimed in claim 1, in which the digital correction circuit comprises an error detection circuit and an error correction circuit,
the error detection circuit is used for counting the mean value of the output code words of the i +1 th-stage pipeline sub analog-to-digital converter under the condition that the output of the i-th-stage pipeline sub analog-to-digital converter is the code word b, and estimating the capacitance mismatch error and the actual interstage gain of the i-th-stage pipeline according to the relation between the mean value of the output code words of the i + 1-stage pipeline sub analog-to-digital converter and the capacitance mismatch error and the actual interstage gain error of the i-th-stage pipeline;
the error correction circuit is used for correcting the capacitance mismatch and the interstage gain error of the output code word of the (i + 1) th-level pipeline-level sub analog-to-digital converter by adopting the capacitance mismatch error and the actual interstage gain obtained by the error detection circuit.
3. An analog-to-digital converter as claimed in claim 2,
the error detection circuit comprises a first memory, a second memory, a third memory, an error calculation module and a control module; in a first accumulation time period, under the control of a control module, taking a PN code equal to +1 as a chip selection signal of a first memory, and storing a code word output by an i + 1-level pipeline level sub analog-to-digital converter when the PN code is equal to +1 in a row of the first memory, wherein the code word output by the i-level pipeline level sub analog-to-digital converter is taken as a row address; using the PN code equal to-1 as a chip selection signal of a second memory, and storing a code word output by the (i + 1) th level pipeline level sub analog-to-digital converter when the PN code is equal to-1 in a row which uses the code word output by the ith level pipeline level sub analog-to-digital converter as a row address in the second memory; the error calculation module reads the first memory and the second memory at a first interval time under the control of the control module, calculates the mean value of each row of code words of the first memory and the mean value of each row of code words of the second memory, estimates the capacitance mismatch error and the actual interstage gain by using two mean values of the first memory and the second memory with the same row address, and stores the capacitance mismatch error and the actual interstage gain in a third memory for the error correction circuit to call; the control module is used for controlling the time length of the first storage and the second storage for storing the code words of the (i + 1) th-level pipeline-level sub analog-to-digital converter according to the first accumulation time, and controlling the error calculation module to calculate and update the frequency of the capacitance mismatch error and the actual interstage gain according to the first interval time.
4. An analog-to-digital converter as claimed in claim 2,
the error correction circuit comprises a subtracter, an adder, a multiplier, an amplifier and a divider, wherein the amplification factor of the amplifier is equal to the ideal interstage gain of the ith stage of pipeline stage interstage gain amplifier, and the divisor of the divider is equal to the actual interstage gain of the ith stage of pipeline stage interstage gain amplifier obtained through calculation; the code words output by the i-level pipeline-level sub-analog-to-digital converter are sent to a subtracted end of the subtracter, the calculated capacitor mismatch error is sent to the subtracted end of the subtracter, and the output of the subtracter is sent to the adder; the PN code and the actual interstage gain of the ith stage pipeline stage obtained by calculation are sent to a multiplier for multiplication, and the output of the multiplier is sent to an adder to be added with the output of a subtracter; the output of the adder passes through an amplifier and a divider and then outputs a corrected code word.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010472320.2A CN111585574B (en) | 2020-05-29 | 2020-05-29 | Pipeline analog-to-digital converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010472320.2A CN111585574B (en) | 2020-05-29 | 2020-05-29 | Pipeline analog-to-digital converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111585574A true CN111585574A (en) | 2020-08-25 |
| CN111585574B CN111585574B (en) | 2023-04-07 |
Family
ID=72114227
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010472320.2A Active CN111585574B (en) | 2020-05-29 | 2020-05-29 | Pipeline analog-to-digital converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111585574B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113098511A (en) * | 2021-03-01 | 2021-07-09 | 深圳市纽瑞芯科技有限公司 | Front-end self-calibration method of pipeline successive approximation type analog-to-digital converter |
| CN113114247A (en) * | 2021-04-19 | 2021-07-13 | 电子科技大学 | Pipeline ADC interstage gain calibration method based on comparison time detector |
| CN114584140A (en) * | 2022-02-21 | 2022-06-03 | 中国科学院微电子研究所 | Interstage gain error calibration method, device, equipment and medium |
| WO2023060841A1 (en) * | 2021-10-12 | 2023-04-20 | 深圳市中兴微电子技术有限公司 | Analog-to-digital converter and inter-stage gain calibration method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050280566A1 (en) * | 2004-06-16 | 2005-12-22 | Nec Electronics Corporation | Analog-to-digital conversion system, correction circuit, and correction method |
| CN101931413A (en) * | 2009-06-25 | 2010-12-29 | 联发科技股份有限公司 | Pipeline analog-to-digital converter and multiplying digital-to-analog converter |
| CN105610444A (en) * | 2015-12-22 | 2016-05-25 | 成都华微电子科技有限公司 | Analog-to-digital converter capable of realizing automatic correction of capacitance linearity |
| CN105634492A (en) * | 2015-12-31 | 2016-06-01 | 苏州芯动科技有限公司 | Pipeline analog-to-digital converter |
| CN106877866A (en) * | 2014-12-17 | 2017-06-20 | 美国亚德诺半导体公司 | For the microprocessor assisted calibration of analog-digital converter |
| CN110336561A (en) * | 2019-07-05 | 2019-10-15 | 中国电子科技集团公司第二十四研究所 | A kind of flow-line modulus converter and its output calibration method |
| CN110350919A (en) * | 2018-04-03 | 2019-10-18 | 联发科技股份有限公司 | A kind of pipelined analog digital quantizer |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR970005828B1 (en) * | 1993-12-31 | 1997-04-21 | 김정덕 | Multiple analog/digital converter for pipeline structure |
-
2020
- 2020-05-29 CN CN202010472320.2A patent/CN111585574B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050280566A1 (en) * | 2004-06-16 | 2005-12-22 | Nec Electronics Corporation | Analog-to-digital conversion system, correction circuit, and correction method |
| CN101931413A (en) * | 2009-06-25 | 2010-12-29 | 联发科技股份有限公司 | Pipeline analog-to-digital converter and multiplying digital-to-analog converter |
| CN106877866A (en) * | 2014-12-17 | 2017-06-20 | 美国亚德诺半导体公司 | For the microprocessor assisted calibration of analog-digital converter |
| CN105610444A (en) * | 2015-12-22 | 2016-05-25 | 成都华微电子科技有限公司 | Analog-to-digital converter capable of realizing automatic correction of capacitance linearity |
| CN105634492A (en) * | 2015-12-31 | 2016-06-01 | 苏州芯动科技有限公司 | Pipeline analog-to-digital converter |
| CN110350919A (en) * | 2018-04-03 | 2019-10-18 | 联发科技股份有限公司 | A kind of pipelined analog digital quantizer |
| CN110336561A (en) * | 2019-07-05 | 2019-10-15 | 中国电子科技集团公司第二十四研究所 | A kind of flow-line modulus converter and its output calibration method |
Non-Patent Citations (1)
| Title |
|---|
| 史帅帅等: "一款12 Bit 1 GS/s射频采样的流水线模数转换器设计", 《电子与封装》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113098511A (en) * | 2021-03-01 | 2021-07-09 | 深圳市纽瑞芯科技有限公司 | Front-end self-calibration method of pipeline successive approximation type analog-to-digital converter |
| CN113114247A (en) * | 2021-04-19 | 2021-07-13 | 电子科技大学 | Pipeline ADC interstage gain calibration method based on comparison time detector |
| CN113114247B (en) * | 2021-04-19 | 2022-05-24 | 电子科技大学 | Pipeline ADC interstage gain calibration method based on comparison time detector |
| WO2023060841A1 (en) * | 2021-10-12 | 2023-04-20 | 深圳市中兴微电子技术有限公司 | Analog-to-digital converter and inter-stage gain calibration method |
| CN114584140A (en) * | 2022-02-21 | 2022-06-03 | 中国科学院微电子研究所 | Interstage gain error calibration method, device, equipment and medium |
| CN114584140B (en) * | 2022-02-21 | 2022-09-20 | 中国科学院微电子研究所 | Interstage gain error calibration method, device, equipment and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111585574B (en) | 2023-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111585574B (en) | Pipeline analog-to-digital converter | |
| US5635937A (en) | Pipelined multi-stage analog-to-digital converter | |
| US7786910B2 (en) | Correlation-based background calibration of pipelined converters with reduced power penalty | |
| US5406283A (en) | Multi-bit oversampled DAC with dynamic element matching | |
| US7280064B2 (en) | Pipeline ADC with minimum overhead digital error correction | |
| US5668549A (en) | Radix 2 architecture and calibration technique for pipelined analog to digital converters | |
| US4894656A (en) | Self-calibrating pipelined subranging analog-to-digital converter | |
| US6963300B1 (en) | Pipeline analog-to-digital converter | |
| EP1614219B1 (en) | Comparator offset calibration for a/d converters | |
| CN108134606B (en) | Assembly line ADC based on digital calibration | |
| CN111565042B (en) | Correction method suitable for two-step ADC | |
| US6441765B1 (en) | Analog to digital converter with enhanced differential non-linearity | |
| US5926123A (en) | Self calibration circuitry and algorithm for multipass analog to digital converter interstage gain correction | |
| CN113114247B (en) | Pipeline ADC interstage gain calibration method based on comparison time detector | |
| US6124820A (en) | Error correction architecture for pipeline analog to digital converters | |
| US5977894A (en) | Digital calibration for analog-to-digital converters with implicit gain proration | |
| CN113271102B (en) | Pipelined analog-to-digital converter | |
| US11025262B1 (en) | Pipelined analog-to-digital converter | |
| CN100542041C (en) | Multi-bit digital-to-analog converter and calibration steps thereof have the transducer of multi-bit digital-to-analog converter | |
| CN112398475A (en) | Cyclic ADC structure with CDS function | |
| CN114614822B (en) | Inter-stage gain nonlinear calibration method of Pipelined-SAR ADC | |
| CN116781076A (en) | Error calibration method, device and analog-to-digital conversion circuit | |
| CN118018019A (en) | Pipeline ADC digital calibration method based on skip tongue line improvement | |
| Zhang | The calibration technique for pipelined ADC | |
| CN118018020A (en) | DAC error calibration method for pipelined ADC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: No. 2201 and 2301, Floor 22-23, Building 1, No. 1800, Middle Section, Yizhou Avenue, Chengdu High-tech Zone, China (Sichuan) Free Trade Pilot Zone, Chengdu, Sichuan 610000 Applicant after: Chengdu Hua Microelectronics Technology Co.,Ltd. Address before: 22nd floor, G1 building, Tianfu Software Park, No. 1800, middle Yizhou Avenue, high tech Zone, Chengdu, Sichuan 610041 Applicant before: CHENGDU SINO MICROELECTRONICS TECHNOLOGY Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |