CN111446166A - 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法 - Google Patents

一种利用聚合物隔离层生成双沟槽晶体管的工艺方法 Download PDF

Info

Publication number
CN111446166A
CN111446166A CN202010181944.9A CN202010181944A CN111446166A CN 111446166 A CN111446166 A CN 111446166A CN 202010181944 A CN202010181944 A CN 202010181944A CN 111446166 A CN111446166 A CN 111446166A
Authority
CN
China
Prior art keywords
groove
trench
layer
transistor
double
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010181944.9A
Other languages
English (en)
Inventor
严立巍
陈政勋
李景贤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shaoxing Tongxincheng Integrated Circuit Co ltd
Original Assignee
Shaoxing Tongxincheng Integrated Circuit Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shaoxing Tongxincheng Integrated Circuit Co ltd filed Critical Shaoxing Tongxincheng Integrated Circuit Co ltd
Priority to CN202010181944.9A priority Critical patent/CN111446166A/zh
Publication of CN111446166A publication Critical patent/CN111446166A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • H01L21/30655Plasma etching; Reactive-ion etching comprising alternated and repeated etching and passivation steps, e.g. Bosch process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234Bipolar junction transistors [BJT]
    • H01L29/66325Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Element Separation (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

本发明公开一种利用聚合物隔离层生成双沟槽晶体管的工艺方法,包括以下步骤:S1、在硅片基板上蚀刻出第一沟槽;S2、将初加工晶体管置于氧化炉管中进行氧化操作,并在第一沟槽的内侧壁生成氧化硅保护层;S3、以化学气相沉积工艺,在第一沟槽的氧化硅保护层上沉积形成有机硅薄膜层;S4、以含氟气体进行电浆化处理,形成侧壁;S5、随后在第一沟槽的底部向下继续蚀刻硅片基板的Si层,形成第二沟槽;S6、以O2电浆工艺,去除位于第一沟槽底部的有机硅薄膜层,形成双沟槽结构。双沟槽设计结构在同样封装体积取得更大的晶体管面积,使得双沟槽的静态电流通过以及承载高电压能力均得以增加,其极大化有效的电晶体面积能够提升1.5~2倍。

Description

一种利用聚合物隔离层生成双沟槽晶体管的工艺方法
技术领域
本发明属于晶片生产技术领域,具体涉及一种利用聚合物隔离层生成双沟槽晶体管的工艺方法。
背景技术
半导体集成电路(IC)工业经历了迅速的发展。在IC的发展过程中,通常增大了功能密度(即每个芯片区域的互连器件的数量),而减小了几何尺寸(即使用制造工艺可以制造的最小器件或互连线)。IC性能的提高主要是通过不断缩小集成电路器件的尺寸以提高它的速度来实现的。这种按比例缩小的工艺优点在于提高了生产效率并且降低了相关费用。同时,这种按比例缩小的工艺也增加了处理和制造IC的复杂性。
现在一般采用MOS-FET and IGBT方法来对晶体管进行开槽,比如MOS-FET andIGBT,目前工艺,只进行完成蚀刻单个浅沟槽。如图1所示,为现有工艺中生产的单沟槽晶体管,在晶体管材的厚度一定时,而单沟槽晶体管的单沟槽设计宽度是工艺方法所制(现有采用MOS-FET and IGBT方法已经是极限宽度),进而导致在单位面积的单晶硅表面能够蚀刻的浅沟槽条数有限。整个单晶硅表面形成的单沟槽壁的有效接触面积有限,限制了通过单沟槽的静态电流通过以及承载高电压能力,而从而使晶体管材的整体性能较差。
发明内容
针对现有技术的不足,本发明的目的在于提供一种利用聚合物隔离层生成双沟槽晶体管的工艺方法,解决了现有技术中单沟槽晶体管的通电能力以及承载高电压能力有限的技术问题。
本发明的目的可以通过以下技术方案实现:
一种利用聚合物隔离层生成双沟槽晶体管的工艺方法,包括以下步骤:
S1、选用硅片基板,并在硅片基板上蚀刻出第一沟槽,形成初加工晶体管,同时清洗去除第一沟槽侧壁的杂质;
S2、将初加工晶体管置于氧化炉管中进行氧化操作,以便在第一沟槽的内侧壁生成厚度为
Figure BDA0002412867960000021
的氧化硅保护层;
S3、以化学气相沉积法使用有机前驱物,在第一沟槽的氧化硅保护层上均匀覆盖形成有机硅薄膜层;
S4、以含氟气体进行电浆化处理,并提供偏压电位,形成侧壁,此时蚀刻停止在氧化硅保护层上;
S5、用氮化硅侧壁作为硬掩模,随后在第一沟槽的底部以干蚀刻工艺继续蚀刻硅片基板的Si层,形成第二沟槽,并清洗去除第二沟槽侧壁的杂质;
S6、在400kHz-13.56mkHz的RF双极或三极电源产生的电浆,去除位于第一沟槽底部的有机硅薄膜层,使第一沟槽与第二沟槽形成整体呈双沟槽结构,即成型完成。
进一步的,所述S2中采用的氧化炉管中氧化操作的温度为900-1050℃。
进一步的,所述S3中所述有机硅薄膜层与氧化硅保护层的蚀刻比大于10:1。
进一步的,所述S3中采用的化学气相沉积工艺是在400-800℃温度下,以SiH2Cl2+NH3为原料进行沉积操作。
进一步的,所述S3中形成有机硅薄膜层的方法采用旋转涂布方式形成。
本发明的有益效果:
本申请通过使用双次蚀刻的步骤利用氮化硅隔离层工艺,在单沟槽晶体管内再增加沟槽,双沟槽设计结构在同样封装体积取得更大的晶体管面积,使得双沟槽的静态电流通过以及承载高电压能力均得以增加,从而使晶体管材的整体性能得到较大提成,其极大化有效的电晶体面积能够提升1.5~2倍。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1是本发明实施例的现有单沟槽晶体管结构示意图;
图2是本发明实施例的S1步骤成型结构示意图;
图3是本发明实施例的S2步骤成型结构示意图;
图4是本发明实施例的S3步骤成型结构示意图;
图5是本发明实施例的S5步骤成型结构示意图;
图6是本发明实施例的S6步骤成型结构示意图。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其它实施例,都属于本发明保护的范围。
本实施例提供一种利用氮化硅隔离层生成双沟槽晶体管的工艺方法,包括以下步骤:
S1、如图2所示,选用硅片基板,并在硅片基板上蚀刻(etch)出第一沟槽11,形成初加工晶体管1。
S2、如图3所示,将初加工晶体管1置于温度为900-1050℃的氧化炉管中进行氧化操作,以便在第一沟槽的内侧壁生成厚度为
Figure BDA0002412867960000041
的氧化硅保护层,且氧化硅保护层101的厚度x小于第一沟槽11位于第二沟槽12上边沿y宽度的1/10,同时在第一沟槽11所在的初加工晶体管1上方也形成氧化硅保护层101。
S3、如图4所示,以化学气相沉积法使用有机前驱物(organic precurser)或者使用旋转涂布方式,在第一沟槽11的氧化硅保护层101上均匀覆盖形成有机硅薄膜层102(即聚合物隔离层);其中有机硅薄膜层102与氧化硅保护层101的蚀刻比大于10:1,达到
Figure BDA0002412867960000042
S4、以含氟气体进行电浆化处理,并提供偏压电位,形成侧壁,此时蚀刻停止在氧化硅保护层101上。
S5、如图5所示,以第一沟槽11侧壁蚀刻出的有机硅薄膜层102作为硬掩模(hardmask),随后在第一沟槽的底部向下继续蚀刻(etch)硅片基板的Si层,形成第二沟槽,并清洗去除第二沟槽12侧壁的杂质。
S6、如图6所示,以O2电浆工艺(用400kHz-13.56mkHz的RF双极或三极电源产生的电浆)去除位于第一沟槽11底部的有机硅薄膜层102,使第一沟槽11与第二沟槽12形成整体呈双沟槽结构,即成型完成。
综上所述,本发明通过使用双次蚀刻的步骤利用氮化硅隔离层工艺,在单沟槽晶体管内再增加沟槽,双沟槽设计结构在同样封装体积取得更大的晶体管面积,使得双沟槽的静态电流通过以及承载高电压能力均得以增加,从而使晶体管材的整体性能得到较大提成,其极大化有效的电晶体面积能够提升1.5~2倍。
在本说明书的描述中,参考术语“一个实施例”、“示例”、“具体示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本发明的至少一个实施例或示例中。在本说明书中,对上述术语的示意性表述不一定指的是相同的实施例或示例。而且,描述的具体特征、结构、材料或者特点可以在任何的一个或多个实施例或示例中以合适的方式结合。
以上显示和描述了本发明的基本原理、主要特征和本发明的优点。本行业的技术人员应该了解,本发明不受上述实施例的限制,上述实施例和说明书中描述的只是说明本发明的原理,在不脱离本发明精神和范围的前提下,本发明还会有各种变化和改进,这些变化和改进都落入要求保护的本发明范围内。

Claims (5)

1.一种利用聚合物隔离层生成双沟槽晶体管的工艺方法,其特征在于,包括以下步骤:
S1、选用硅片基板,并在硅片基板上蚀刻出第一沟槽(11),形成初加工晶体管(1),同时清洗去除第一沟槽(11)侧壁的杂质;
S2、将初加工晶体管(1)置于氧化炉管中进行氧化操作,以便第一沟槽(11)的内侧壁生成厚度为
Figure FDA0002412867950000011
的氧化硅保护层(101);
S3、以化学气相沉积法使用有机前驱物,在第一沟槽(11)的氧化硅保护层(101)上均匀覆盖形成有机硅薄膜层(102);
S4、以含氟气体进行电浆化处理,并提供偏压电位,形成侧壁,此时蚀刻停止在氧化硅保护层(101)上;
S5、以第一沟槽(11)侧壁蚀刻出的有机硅薄膜层(102)作为硬掩模,随后在第一沟槽(11)的底部以干蚀刻工艺继续蚀刻硅片基板的Si层,形成第二沟槽(12),并清洗去除第二沟槽(12)侧壁的杂质;
S6、在400kHz-13.56MHz的RF双极或三极电源产生的电浆,去除位于第一沟槽(11)底部的有机硅薄膜层(102),使第一沟槽(11)与第二沟槽(12)形成整体呈双沟槽结构,即成型完成。
2.根据权利要求1所述的利用聚合物隔离层生成双沟槽晶体管的工艺方法,其特征在于,所述S2中采用的氧化炉管中氧化操作的温度为900-1050℃。
3.根据权利要求1所述的利用聚合物隔离层生成双沟槽晶体管的工艺方法,其特征在于,所述S3中所述有机硅薄膜层(102)与氧化硅保护层(101)的蚀刻比大于10:1。
4.根据权利要求1所述的利用聚合物隔离层生成双沟槽晶体管的工艺方法,其特征在于,所述S3中采用的化学气相沉积工艺是在400-800℃温度下,以SiH2Cl2+NH3为原料进行沉积操作。
5.根据权利要求1所述的利用聚合物隔离层生成双沟槽晶体管的工艺方法,其特征在于,所述S3中形成有机硅薄膜层(102)的方法采用旋转涂布方式形成。
CN202010181944.9A 2020-03-16 2020-03-16 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法 Pending CN111446166A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010181944.9A CN111446166A (zh) 2020-03-16 2020-03-16 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010181944.9A CN111446166A (zh) 2020-03-16 2020-03-16 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法

Publications (1)

Publication Number Publication Date
CN111446166A true CN111446166A (zh) 2020-07-24

Family

ID=71650589

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010181944.9A Pending CN111446166A (zh) 2020-03-16 2020-03-16 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法

Country Status (1)

Country Link
CN (1) CN111446166A (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001085387A (ja) * 1999-09-13 2001-03-30 Toshiba Corp 半導体装置の製造方法
US20020059899A1 (en) * 1999-03-12 2002-05-23 Kabushiki Kaisha Toshida, Of Japan. Manufacturing method of semiconductor devices by using dry etching technology
CN104051263A (zh) * 2013-03-11 2014-09-17 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制备方法
CN104485286A (zh) * 2014-12-29 2015-04-01 上海华虹宏力半导体制造有限公司 包含中压sgt结构的mosfet及其制作方法
US20180166293A1 (en) * 2016-12-13 2018-06-14 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming deep trench structure

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020059899A1 (en) * 1999-03-12 2002-05-23 Kabushiki Kaisha Toshida, Of Japan. Manufacturing method of semiconductor devices by using dry etching technology
JP2001085387A (ja) * 1999-09-13 2001-03-30 Toshiba Corp 半導体装置の製造方法
CN104051263A (zh) * 2013-03-11 2014-09-17 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制备方法
CN104485286A (zh) * 2014-12-29 2015-04-01 上海华虹宏力半导体制造有限公司 包含中压sgt结构的mosfet及其制作方法
US20180166293A1 (en) * 2016-12-13 2018-06-14 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming deep trench structure

Similar Documents

Publication Publication Date Title
US7504289B2 (en) Process for forming an electronic device including transistor structures with sidewall spacers
JP2002270684A (ja) 多量にドーピングしたシリコンを除去するためにミクロ機械加工技術を用いて風船形の浅いトレンチ分離を形成する方法
JPS6323656B2 (zh)
TW201611285A (zh) 半導體結構與其製備方法
US9460957B2 (en) Method and structure for nitrogen-doped shallow-trench isolation dielectric
CN1320658C (zh) 具有抗凹蚀绝缘层的半导体结构及其制作方法
CN111540677B (zh) 一种三层阶梯状沟槽晶体管的制造工艺
CN111446167A (zh) 一种利用聚合物隔离层生成多阶梯状沟槽晶体管的工艺
CN111446166A (zh) 一种利用聚合物隔离层生成双沟槽晶体管的工艺方法
TW200414360A (en) Manufacturing method for semiconductor integrated circuit device
CN111477546B (zh) 一种利用氮化硅隔离层生成多阶梯状沟槽晶体管的工艺
JP4145359B2 (ja) 半導体装置の製造方法
JP2002217410A (ja) 半導体装置
CN111446168A (zh) 一种利用氮化硅隔离层生成双沟槽晶体管的工艺方法
CN103155105A (zh) 半导体器件的制造方法
CN113097136A (zh) 半导体结构的形成方法
US9391133B2 (en) Capacitor and preparation method thereof
JP4302971B2 (ja) 半導体装置の製造方法
CN113257743B (zh) 半导体器件、制作方法及三维存储器
US11967520B2 (en) Method for making high-voltage thick gate oxide
US11257927B2 (en) Semiconductor structure and forming method thereof
WO2023000466A1 (zh) 半导体结构及其制作方法
CN106783567B (zh) 一种多晶硅栅极的生长方法
US20120153474A1 (en) Integrated circuit system with reduced polysilicon residue and method of manufacture thereof
JP2006093185A (ja) メサ型半導体装置の製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20200724