CN111415696B - Method for screening one-time programmable memory chip - Google Patents
Method for screening one-time programmable memory chip Download PDFInfo
- Publication number
- CN111415696B CN111415696B CN202010196359.6A CN202010196359A CN111415696B CN 111415696 B CN111415696 B CN 111415696B CN 202010196359 A CN202010196359 A CN 202010196359A CN 111415696 B CN111415696 B CN 111415696B
- Authority
- CN
- China
- Prior art keywords
- chip
- time programmable
- programmable memory
- redundant
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
The invention discloses a method for screening one-time programmable memory chips, and belongs to the technical field of CMOS integrated circuits. Programming and verifying the redundant row of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification; carrying out empty chip check on the one-time programmable memory chip, and removing chips failed in check; programming and verifying the redundant column of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification; carrying out empty chip check on the one-time programmable memory chip again, and removing the chip failed in check; dynamically aging the one-time programmable memory chip to induce the chip with potential defects to fail early; and carrying out whole-chip reading and checking, and rejecting the chip with the error. The method provided by the invention can effectively remove the chips with process defects or unqualified parameters, and has high application value.
Description
Technical Field
The invention relates to the technical field of CMOS (complementary metal oxide semiconductor) integrated circuits, in particular to a method for screening one-time programmable memory chips.
Background
In the design of one-time programmable memories, devices are often difficult to test due to the one-time programmable nature of the devices. Therefore, designers usually design built-in test circuits to test the programmability, functions and performance of chips, and hope to reject chips with defects or unqualified parameters early in the screening stage. However, due to the importance of the one-time programmable device in the aerospace field, the one-time programmable device belongs to a device which is strictly prohibited by China and technology abroad, few manufacturers develop the device at home, and no effective screening means exists.
Disclosure of Invention
The invention aims to provide a method for effectively screening one-time programmable memory chips so as to effectively test and screen the one-time programmable memory chips.
In order to solve the above technical problem, the present invention provides a method for screening a one-time programmable memory chip, comprising:
programming and verifying the redundant row of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification;
carrying out empty chip check on the one-time programmable memory chip, and removing chips failed in check;
programming and verifying the redundant column of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification;
carrying out empty chip check on the one-time programmable memory chip again, and removing the chip failed in check;
dynamically aging the one-time programmable memory chip to induce the chip with potential defects to fail early;
and carrying out whole-chip reading and checking, and rejecting the chip with the error.
Optionally, the one-time programmable memory chip includes:
a user storage area for user storage information; the storage area comprises word lines, bit lines, storage units, power lines and ground lines;
the test array is used for testing through programming and reading operations; the test array comprises redundant rows and redundant columns; the redundancy row comprises two rows of storage units, word lines, bit lines, power lines and ground lines in a redundancy row area; the redundant column comprises two columns of storage units, word lines, bit lines, power lines and ground lines in a redundant column area;
a programming and reading circuit which is opposite to the redundant row with the user memory area therebetween;
and a word line driver which is opposite to the redundant column through the user memory area.
Optionally, the programming and verifying the redundant row of the one-time programmable memory chip by the programmer includes:
from the column perspective of the redundant row, each column in the redundant row has 2 memory cells, at least 1 of which is programmed, but from the whole redundant row, the memory cells in the redundant row can not be programmed completely; if the verification fails, the chip is removed.
Optionally, the programming and verifying the redundant column of the one-time programmable memory chip by the programmer includes:
from the perspective of the row of the redundant column, each row in the redundant column has 2 memory cells, at least 1 of which is programmed, but from the perspective of the redundant column as a whole, all the memory cells in the redundant column cannot be programmed; if the verification fails, the chip is removed.
Optionally, the dynamically aging the one-time programmable memory chip includes:
periodically reading the user memory area and periodically reading the test array such that the read path has a "0 → 1" or "1 → 0" variation, i.e., the burn-in process covers the read path.
Optionally, performing full-slice read verification includes:
and reading and checking the data of the test array and the data of the user storage area, and if the content is wrong, rejecting the chip.
Optionally, the checking for the empty chip includes checking whether data in the user storage area changes, and if the data in the user storage area changes, the chip is removed.
The invention provides a method for screening a one-time programmable memory chip, which is characterized in that a programmer is used for programming and verifying redundant rows of the one-time programmable memory chip, and chips with failed verification are eliminated; carrying out empty chip check on the one-time programmable memory chip, and removing chips failed in check; programming and verifying the redundant column of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification; carrying out empty chip check on the one-time programmable memory chip again, and removing the chip failed in check; dynamically aging the one-time programmable memory chip to induce the chip with potential defects to fail early; and carrying out whole-chip reading and checking, and rejecting the chip with the error.
The invention has the following beneficial effects:
(1) the integrity of word lines and column lines in a user storage area is detected by reasonable layout and matching with a specific programming code and a testing means, and circuits with process defects are effectively removed;
(2) the read data has the changes of '0' and '1' when read in the dynamic aging process by matching with a specific programming code, the read access of the chip can be effectively aged, the aging coverage and effectiveness are increased, and the chip with defects in the read access can be removed in time.
Drawings
FIG. 1 is a layout diagram of a one-time programmable memory chip provided by the present invention;
fig. 2 is a schematic diagram of a typical memory cell structure.
Detailed Description
The method for screening the one-time programmable memory chip according to the present invention is further described in detail with reference to the accompanying drawings and the specific embodiments. Advantages and features of the present invention will become apparent from the following description and from the claims. It is to be noted that the drawings are in a very simplified form and are not to precise scale, which is merely for the purpose of facilitating and distinctly claiming the embodiments of the present invention.
Example one
The invention provides a method for screening a one-time programmable memory chip, wherein the layout of the programmable memory chip is shown in figure 1, the programmable memory chip comprises a memory array, a programming and reading circuit and a word line drive, and the memory array is divided into two parts: a user storage area and a test array; the user storage area is an area used by a user to store information, and the test array is an area used for programming, reading and the like, so as to test the chip.
Continuing to refer to fig. 1, the user memory area includes Word Lines (WL), Bit Lines (BL), memory cells (m × n), and power and ground lines (not shown in the figure) that may be needed; the test array comprises redundant rows and redundant columns; the redundant row comprises two rows of memory cells and word lines, bit lines and possible power supply lines and ground lines in the area of the memory cells, and the redundant column comprises two columns of memory cells and word lines, bit lines and possible power supply lines and ground lines in the area of the memory cells. A typical memory cell structure is shown in fig. 2, and is composed of an antifuse anti-use and a MOS transistor N1, where the antifuse is in a high-resistance state when not programmed, and represents a stored data "0"; a low-resistance connection is formed after programming, and represents '1'; or vice versa. (in the present invention, all the data "0" is stored when the memory cell is not programmed, and "1" is represented after programming.) the layout physical layout of the programming and reading circuit, the word line driver, the user memory area, the redundant row and the redundant column should satisfy the following relations: the user memory area is located in the middle, the programming and reading circuit is opposite to the redundant row through the user memory area, and the word line driver is opposite to the redundant column through the user memory area.
The invention provides a method for screening one-time programmable memory chips, which comprises the following steps:
(1) and programming and verifying the redundant row of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification.
From the column perspective of the redundant row, each column in the redundant row has 2 memory cells, at least 1 of which is programmed, that is, 1 can be programmed, or 2 can be programmed, but from the overall perspective of the redundant row, all memory cells in the redundant row cannot be programmed. Taking a typical complementary programming code as an example, the redundant row m +1 is from left to right: 0101 … …, row m +2 from left to right: 1010 … …. And after the programming of the redundant row is finished, reading and checking to check whether the programming content is correctly and completely programmed into the redundant row of the chip, and if the reading content does not accord with the programming content, rejecting the chip. Possible failure modes: the programming circuit has defects that programming high voltage cannot be sent to the memory cell through the BL line, the middle of the BL is open, the BL is short-circuited with the BL, and the BL is short-circuited with the ground line or the power line, which all cause programming failure.
(2) Carrying out empty chip check on the one-time programmable memory chip, and removing chips failed in check;
checking whether the data in the user storage area is changed. The user storage area of the newly produced chip stores no user data and is in an unprogrammed state, namely a 'blank' state, and the original data is all '0'. A defective chip may erroneously rewrite data in the user memory area during the programming of the redundant row, the data becomes "1", and if the data is rewritten, the chip is rejected. One possible failure mode is: in a certain column, if a source-drain short-circuit defect exists in the MOS transistor N1 in a certain memory cell, after the programming of the redundant row is completed, the antifuses in the memory cells belonging to the m +1 row or the m +2 row of the column are programmed, and the resistance changes from high to low, the empty chip check finds that all the column data are read as "1" and are considered as "programmed" by the chip, because when the memory cells in the column are read, the read current from the BL end flows to the ground through the programmed antifuses in the memory cells in the m +1 row or the m +2 row of the column, and the current magnitude exceeds the "read threshold", all the columns are read as "1", and thus an error is caused.
(3) Programming and verifying the redundant column of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification;
from the perspective of the row of the redundant column, each row in the redundant column has 2 memory cells, at least 1 of which is programmed, that is, 1 memory cell can be programmed, or 2 memory cells can be programmed, but from the perspective of the redundant column as a whole, all memory cells in the redundant column cannot be programmed. Taking a typical complementary programming code as an example, the redundant column n +1 is from top to bottom: 0101 … …, columns n +2 from top to bottom: 1010 … …. And after the programming of the redundant column is finished, reading and checking whether the programming content is correct and completely programmed into the redundant column of the chip, and if the reading content does not accord with the programming content, rejecting the chip. Possible failure modes: the decoding circuit or the word line driving circuit has defects, the middle of the word line WL is open, the WL and the WL are short-circuited, and the WL and the ground line or the power line are short-circuited, which may cause the program failure.
(4) Carrying out empty chip check on the one-time programmable memory chip again, and removing the chip failed in check;
checking whether the data in the user storage area is changed. If the change occurs, the chip is rejected. One possible failure mode is: a short between the BL line and the BL line may cause data that should be programmed into the redundant column to be programmed into the user memory area.
(5) Dynamically aging the one-time programmable memory chip to induce the chip with potential defects to fail early;
in addition to periodic reading of the user memory area during the dynamic burn-in process, periodic reading of the test array is also performed such that there is a "0 → 1" or "1 → 0" change in the read path, i.e., the burn-in process covers the read path. Possible failure modes: at high temperature, some MOS tubes with potential defects are subjected to dynamic aging and then completely lose efficacy, and a data reading channel loses efficacy.
(6) And carrying out whole-chip reading and checking, and rejecting the chip with the error.
And reading and checking the data of the test array and the data of the user storage area, and if the content is wrong, rejecting the chip.
The method provided by the invention can effectively remove the chips with process defects or unqualified parameters, and has high application value.
The above description is only for the purpose of describing the preferred embodiments of the present invention, and is not intended to limit the scope of the present invention, and any variations and modifications made by those skilled in the art based on the above disclosure are within the scope of the appended claims.
Claims (5)
1. A method for screening one-time programmable memory chips is characterized by comprising the following steps:
programming and verifying the redundant row of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification;
carrying out empty chip check on the one-time programmable memory chip, and removing chips failed in check;
programming and verifying the redundant column of the one-time programmable memory chip through a programmer, and eliminating the chips failed in verification;
carrying out empty chip check on the one-time programmable memory chip again, and removing the chip failed in check;
dynamically aging the one-time programmable memory chip to induce the chip with potential defects to fail early;
carrying out whole-chip reading and checking, and eliminating chips with errors;
the one-time programmable memory chip includes: a user storage area for user storage information; the user storage area comprises word lines, bit lines, storage units, power lines and ground lines;
the test array is used for testing through programming and reading operations; the test array comprises redundant rows and redundant columns; the redundancy row comprises two rows of storage units, word lines, bit lines, power lines and ground lines in a redundancy row area; the redundant column comprises two columns of storage units, word lines, bit lines, power lines and ground lines in a redundant column area;
a programming and reading circuit which is opposite to the redundant row with the user memory area therebetween;
a word line driver which faces the redundant column with the user memory area interposed therebetween;
the dynamic aging of the one-time programmable memory chip comprises the following steps: periodically reading the user memory area and periodically reading the test array such that the read path has a "0 → 1" or "1 → 0" variation, i.e., the burn-in process covers the read path.
2. The method of screening one time programmable memory chips of claim 1, wherein programming and verifying the redundant rows of the one time programmable memory chip by the programmer comprises:
from the column perspective of the redundant row, each column in the redundant row has 2 memory cells, at least 1 of which is programmed, but from the whole redundant row, the memory cells in the redundant row can not be programmed completely; if the verification fails, the chip is removed.
3. The method of screening one time programmable memory chips of claim 1, wherein programming and verifying the redundant columns of one time programmable memory chips by the programmer comprises:
from the perspective of the row of the redundant column, each row in the redundant column has 2 memory cells, at least 1 of which is programmed, but from the perspective of the redundant column as a whole, all the memory cells in the redundant column cannot be programmed; if the verification fails, the chip is removed.
4. The method of screening one time programmable memory chips of claim 1, wherein performing a full slice read verify comprises:
and reading and checking the data of the test array and the data of the user storage area, and if the content is wrong, rejecting the chip.
5. The method of claim 1, wherein the empty check comprises checking whether there is a change in data in the user storage area, and if so, rejecting the chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010196359.6A CN111415696B (en) | 2020-03-19 | 2020-03-19 | Method for screening one-time programmable memory chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010196359.6A CN111415696B (en) | 2020-03-19 | 2020-03-19 | Method for screening one-time programmable memory chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111415696A CN111415696A (en) | 2020-07-14 |
| CN111415696B true CN111415696B (en) | 2021-11-23 |
Family
ID=71494451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010196359.6A Active CN111415696B (en) | 2020-03-19 | 2020-03-19 | Method for screening one-time programmable memory chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111415696B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117809702B (en) * | 2024-02-29 | 2024-05-28 | 西安紫光国芯半导体股份有限公司 | Three-dimensional stacking structure and control method |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002323993A (en) * | 2001-04-25 | 2002-11-08 | Nec Corp | Single chip microcomputer, testing method therefor and test program |
| KR100648281B1 (en) * | 2005-01-14 | 2006-11-23 | 삼성전자주식회사 | Nand flash memory device having security redundancy block |
| WO2010088760A1 (en) * | 2009-02-06 | 2010-08-12 | Sidense Corp. | High reliability otp memory |
| US9583219B2 (en) * | 2014-09-27 | 2017-02-28 | Qualcomm Incorporated | Method and apparatus for in-system repair of memory in burst refresh |
| CN105679367B (en) * | 2016-01-14 | 2019-07-12 | 中国电子科技集团公司第五十八研究所 | A kind of programmable device suitable for MTM antifuse PROM |
-
2020
- 2020-03-19 CN CN202010196359.6A patent/CN111415696B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN111415696A (en) | 2020-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6194738B1 (en) | Method and apparatus for storage of test results within an integrated circuit | |
| CN111312321A (en) | Memory device and fault repairing method thereof | |
| CN104272122B (en) | For not being programmed that the test cell of otp memory array | |
| US5764577A (en) | Fusleless memory repair system and method of operation | |
| US7872929B2 (en) | Accessing memory cells in a memory circuit | |
| US7405989B2 (en) | Electrical fuses with redundancy | |
| US9293227B1 (en) | Semiconductor memory apparatus and semiconductor integrated circuit apparatus | |
| US7490274B2 (en) | Method and apparatus for masking known fails during memory tests readouts | |
| US6259637B1 (en) | Method and apparatus for built-in self-repair of memory storage arrays | |
| US7324391B2 (en) | Method for determining and classifying SRAM bit fail modes suitable for production test implementation and real time feedback | |
| CN108511029B (en) | Built-in self-test and repair system and method for dual-port SRAM array in FPGA | |
| US7161857B2 (en) | Memory redundancy programming | |
| KR20120115854A (en) | Method for repair and intergrated circuit using the same | |
| CN111415696B (en) | Method for screening one-time programmable memory chip | |
| US20200394274A1 (en) | Fuse-based logic repair | |
| US7536614B1 (en) | Built-in-redundancy analysis using RAM | |
| US7403417B2 (en) | Non-volatile semiconductor memory device and method for operating a non-volatile memory device | |
| KR20140110579A (en) | eFuse OTP Memory device | |
| US20080175079A1 (en) | Test scheme for fuse circuit | |
| JP4125542B2 (en) | Semiconductor memory device and manufacturing method thereof | |
| US6621751B1 (en) | Method and apparatus for programming row redundancy fuses so decoding matches internal pattern of a memory array | |
| US6288939B1 (en) | Circuit configuration for monitoring states of a memory device | |
| CN113380655B (en) | Anti-fuse unit process quality monitoring and testing circuit | |
| TWI724937B (en) | Memory test circuit | |
| US20230395171A1 (en) | One-time programmable (rotp) nvm |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |