CN111327334A - Narrow-band DDC time division multiplexing method based on FPGA - Google Patents
Narrow-band DDC time division multiplexing method based on FPGA Download PDFInfo
- Publication number
- CN111327334A CN111327334A CN201811542183.4A CN201811542183A CN111327334A CN 111327334 A CN111327334 A CN 111327334A CN 201811542183 A CN201811542183 A CN 201811542183A CN 111327334 A CN111327334 A CN 111327334A
- Authority
- CN
- China
- Prior art keywords
- band
- narrow
- fpga
- division multiplexing
- method based
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0007—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at radiofrequency or intermediate frequency stage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/0003—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain
- H04B1/0028—Software-defined radio [SDR] systems, i.e. systems wherein components typically implemented in hardware, e.g. filters or modulators/demodulators, are implented using software, e.g. by involving an AD or DA conversion stage such that at least part of the signal processing is performed in the digital domain wherein the AD/DA conversion occurs at baseband stage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B11/00—Transmission systems employing sonic, ultrasonic or infrasonic waves
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/025—Filter arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Superheterodyne Receivers (AREA)
Abstract
The invention provides a narrow-band DDC time division multiplexing method based on FPGA, which comprises the following steps: 1. sampling the acquired analog signals; 2. carrying out down-conversion on the collected analog signals; 3. carrying out secondary sampling on the acquired analog signal; 4. carrying out narrow-band filtering processing on the signal subjected to secondary sampling through a low-pass filter; 5. and framing the processed data. The method can be applied to a radio signal detection system, can also be applied to the field of radio communication by combining other basic radio processing technologies, and has good application prospect.
Description
Technical Field
The invention relates to the field of communication, in particular to a narrow-band DDC time division multiplexing method based on an FPGA.
Background
At present, the short wave and ultrashort wave channelized processing technology is a very promising receiving system in the radio baseband processing technology in the communication field. Due to the characteristics of multiple channels and multiple sub-bands of the receiving system and supporting high data transmission bandwidth, the resource utilization rate can become a great bottleneck, so that a time division multiplexing technology with high resource multiplexing is needed to share resource consumption, and parallel operation among sub-band channels is realized. Therefore, it is an urgent problem to be solved to develop a narrow-band DDC time division multiplexing method based on an FPGA.
Disclosure of Invention
The invention aims to solve the technical problems and provides a narrow-band DDC time division multiplexing method based on an FPGA (field programmable gate array), so that parallel operation can be realized among sub-band channels, and the characteristic of efficient resource multiplexing is fully embodied.
In order to solve the technical problems, the invention adopts the technical scheme that:
a narrow-band DDC time division multiplexing method based on FPGA comprises the following steps:
1. sampling the acquired analog signals;
2. carrying out down-conversion on the collected analog signals;
3. carrying out secondary sampling on the acquired analog signal;
4. carrying out narrow-band filtering processing on the signal subjected to secondary sampling through a low-pass filter;
5. and framing the processed data.
Further, in the first step, the AD directly samples the acquired intermediate frequency analog signal, the sampling rate is 200MHz, and the signal bit width is 16 bits.
Further, in the second step, a carrier mixing mode is used for down-conversion, and a multiplier is adopted to mix with the carrier generated by the DDS core, so that the delay in the processing process is reduced.
Further, in step three, the subsampling is implemented by using a cascade of a CIC filter and an FIR filter. The method specifically comprises the following steps: the first stage filter selects CIC decimation filtering, and the decimation multiple is set to be 40. The second-stage filter selects FIR extraction filtering, the second-stage extraction multiple is 5, the working frequency is 5MHz, the passband cut-off frequency is 400KHz, the stopband cut-off point is 600KHz, the in-band flatness is 1dB, and the group band attenuation is 80 dB.
Further, in step five, after the data processing is completed, framing is performed on the data according to the number of processing paths, the maximum interface rate is calculated, and a proper transmission mode is selected to transmit out the framed data.
The invention has the advantages and positive effects that: the channelized data processing has a wide instantaneous frequency coverage bandwidth to accommodate processing of highly dense signals. Based on the resource reuse correlation theory, the programmable logic device is adopted to complete the engineering realization, and the resource consumption is reduced. The technology can be applied to a radio signal detection system, can also be applied to the field of radio communication by combining other basic radio processing technologies, and has good application prospect.
Drawings
FIG. 1 is a flow chart of the present method;
FIG. 2 is a graph of the FIR decimation filter amplitude frequency response;
fig. 3 is an overall link resource consumption graph.
Detailed Description
The following detailed description of specific embodiments of the invention refers to the accompanying drawings.
The radio baseband processing technology mainly comprises four parts: the first part is to carry out corresponding waveform preprocessing on the acquired analog signals, and mainly carries out relevant operations such as filtering and shaping on the signals; the second part is to adjust the signal frequency, namely, the broadband DDC processing and the signal preprocessing; the third part is to perform rate adjustment on the signal, namely, the secondary sampling comprises anti-aliasing filtering and decimation; the fourth part is to filter the narrow band signal, identify the same signal, group frame and control the data flow arrangement, which aims to filter the narrow band signal and complete the transmission of the platform processing data.
As shown in fig. 1, a narrow-band DDC time division multiplexing method based on FPGA includes the following steps:
firstly, sampling the collected analog signal
The intermediate frequency signal is directly sampled by AD, the sampling rate is 200MHz, the signal bit width is 16 bits
Secondly, down-conversion is carried out on the collected analog signals
The first process after sampling is down conversion, which aims to shift the corresponding frequency points in the broadband signal to the baseband and generate I, Q two paths of baseband signals. The frequency conversion link adopts a carrier frequency mixing mode, and the direct multiplier mixes frequency with the carrier generated by the DDS core, so that the delay in the processing process is reduced.
Thirdly, performing secondary sampling on the acquired analog signal
Because the sampling rate is 200MHz, the final narrow-band bandwidth is 800kHz, the order of a filter for direct filtering is too high to design, secondary sampling is needed, and the rate is reduced to a designable range by extracting 200 times. Additionally, designing a 800kHz narrowband signal over a wider frequency band requires a large amount of multiplexing to ensure resource allocation.
The extraction filter of the secondary sampling link comprises a CIC filter, an HB filter and a most basic FIR filter, the CIC can extract any multiple, but the performance of flatness in a band is poor, the flatness of the HB in the band is superior to that of the CIC filter, but only the nth power of 2 can be extracted, the 2 filters are superior to the FIR in the resource utilization rate, but the performances of out-of-band suppression and over-band steepness are inferior to that of the FIR. Since the decimation multiple is 5 and the requirements on out-of-band suppression and over-band steepness are high, the link uses CIC and FIR cascade to realize secondary sampling.
The first stage of decimation will face three options: 1) and directly performing 2-time decimation without filtering. Because the sampling rate is 200MHz, the maximum frequency point of the frequency-converted signal is 126MHz, the direct extraction can not cause the aliasing of the effective signal. 2) Using the CIC filter directly, a decimation of 5 times by 2n times is performed. 3) The decimation is performed by a FIR filter directly to the power of 2. And selecting 5-order cascade CIC, setting the delay as 1, starting to reduce the passband characteristic and the stop band attenuation characteristic when the extraction multiple reaches 80, and sharply reducing the passband characteristic and the stop band characteristic when the extraction multiple reaches 80, so that the equipment requirements cannot be met, therefore, the first-stage filter selects CIC for extraction and filtering, and the extraction multiple is set as 40.
The second-stage extraction multiple is 5, the working frequency is 5MHz, the passband cut-off frequency is 400KHz, the stopband cut-off point is 600KHz, the in-band flatness is 1dB, the group band attenuation is 80dB, and the amplitude-frequency response is shown in figure 2.
The whole secondary sampling link uses a lot of logic resources and DSP resources, time division multiplexing must be used, and the design and implementation of multiplexing are mainly discussed below.
Fourthly, narrow-band filtering processing is carried out on the signals after the secondary sampling through a low-pass filter
The purpose of narrow-band filtering is to extract 800kHz signals, sample rate bit 1MHz after secondary sampling, optimize flatness in band and attenuation out of band as much as possible at the same time, and pass FIR.
Fifthly, framing the processed data
After the data processing is finished, framing is carried out on the data according to the processing path number, the maximum interface rate is calculated, and a proper transmission mode is selected to transmit out the framed data.
The following description is given in conjunction with specific embodiments.
A narrow-band DDC time division multiplexing method based on FPGA comprises the following steps:
1) sampling
Sampling needs to select an AD conversion chip with a sampling rate of more than 200MSPS and a bit width of 16 bits, and the SFDR and SNR performances of the chip also need to be considered.
2) Down conversion
The DDS mixing mode is selected, and the resources consumed by single-path processing are shown in the table 1:
TABLE 1 Down-conversion resource usage
3) Sub-sampling
The multiplexing mode can reduce resource consumption and effectively process a multi-channel multi-narrow-band information system. The multiplexing mode may be used when the system clock has a large multiple of the processing clock, which amounts to time shifting resources. The data rate is 5MHz, 32-path and 40-path multiplexing can be realized under a sampling clock of 200MHz, and the decimation filtering is shown in Table 2:
TABLE 2FIR decimation filter multiplexing resource usage
Decimating FIR | Reg | LUTs | | DSP |
Multiplexing | ||||
32 channels | 286 | 245 | 0 | 6 |
|
294 | 435 | 0 | 6 |
After decimation filtering, the data rate is 1MHz, and under a sampling clock of 200MHz, the low-pass filter can realize multiplexing of 32 paths, 40 paths, 50 paths and 64 paths, and the resource consumption is as follows:
4) low pass filtering
TABLE 3 Low pass Filter multiplexing resource usage
Low pass FIR | Reg | LUTs | | DSP |
Multiplexing | ||||
32 channels | 394 | 302 | 3 | 6 |
|
450 | 535 | 3 | 7 |
|
563 | 685 | 4 | 9 |
Multiplexing 64 channels | 697 | 1269 | 6 | 12 |
As the number of multiplexing paths increases, the logic resources and DSP increase rapidly, especially from 50 to 64 paths, with 685 rising to 1269 for logic resources and 9 rising to 12 for DSP resources. 50-path multiplexing is selected by balancing the number of actual channels and sub-bands.
5) Framing
After the data processing is finished, framing is carried out according to the processing path number, the interface rate is 16b (bit width) 200 (path number) 1M/s (sub-band rate) 3.2Gb/s, and a proper transmission mode is selected to transmit the framed data.
The system clock is twice of the sampling clock, the multiplier and the CIC of the down-conversion module can be multiplexed for two paths, so that the resources can be saved, and finally the resource occupancy rate of the whole link on a V7690t chip of XILINX company is shown in figure 3 through the high multiplexing of the resources.
The narrow-band DDC time division multiplexing method based on the FPGA adopts a programmable logic device to complete engineering realization. Has the following characteristics:
1) the resource utilization rate of the filter is improved;
2) the resource consumption is reduced, and real-time processing can be better realized;
3) parallel operation can be realized among all sub-band channels, and the characteristic of efficient resource multiplexing is fully embodied.
The embodiments of the present invention have been described in detail, but the description is only for the preferred embodiments of the present invention and should not be construed as limiting the scope of the present invention. All equivalent changes and modifications made within the scope of the present invention should be covered by the present patent.
Claims (6)
1. A narrow-band DDC time division multiplexing method based on FPGA is characterized in that the process is as follows:
1) sampling the acquired analog signals;
2) carrying out down-conversion on the collected analog signals;
3) carrying out secondary sampling on the acquired analog signal;
4) carrying out narrow-band filtering processing on the signal subjected to secondary sampling through a low-pass filter;
5) and framing the processed data.
2. The narrow-band DDC time division multiplexing method based on FPGA of claim 1, characterized in that: in the first step, the AD directly samples the collected intermediate frequency analog signals, the sampling rate is 200MHz, and the signal bit width is 16 bits.
3. The narrow-band DDC time-division multiplexing method based on FPGA of claim 1 or 2, characterized in that: in the second step, a carrier mixing mode is used for down-conversion, and a multiplier is adopted for mixing with the carrier generated by the DDS core.
4. The narrow-band DDC time division multiplexing method based on FPGA of claim 3, characterized in that: in step three, the secondary sampling is realized by using a CIC filter and an FIR filter in cascade.
5. The narrow-band DDC time division multiplexing method based on FPGA of claim 4, characterized in that: the method specifically comprises the following steps: the first stage filter selects CIC decimation filtering, and the decimation multiple is set to be 40. The second-stage filter selects FIR extraction filtering, the second-stage extraction multiple is 5, the working frequency is 5MHz, the passband cut-off frequency is 400KHz, the stopband cut-off point is 600KHz, the in-band flatness is 1dB, and the group band attenuation is 80 dB.
6. The narrow-band DDC time division multiplexing method based on FPGA of claim 4, characterized in that: in the fifth step, after the data processing is finished, framing is carried out according to the processing path number, the maximum interface speed is calculated, and a proper transmission mode is selected to transmit out the framed data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811542183.4A CN111327334A (en) | 2018-12-17 | 2018-12-17 | Narrow-band DDC time division multiplexing method based on FPGA |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811542183.4A CN111327334A (en) | 2018-12-17 | 2018-12-17 | Narrow-band DDC time division multiplexing method based on FPGA |
Publications (1)
Publication Number | Publication Date |
---|---|
CN111327334A true CN111327334A (en) | 2020-06-23 |
Family
ID=71170882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811542183.4A Pending CN111327334A (en) | 2018-12-17 | 2018-12-17 | Narrow-band DDC time division multiplexing method based on FPGA |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111327334A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112600574A (en) * | 2020-12-10 | 2021-04-02 | 天津光电通信技术有限公司 | Digital DDC design method of multi-channel direction finding receiver based on FPGA |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1423493A (en) * | 2001-12-07 | 2003-06-11 | 深圳市中兴通讯股份有限公司上海第二研究所 | Signal receiving method and apparatus in wireless base station |
CN101060307A (en) * | 2007-04-17 | 2007-10-24 | 京信通信***(中国)有限公司 | A digital variable-frequency system and its signal processing method |
CN101741489A (en) * | 2010-01-25 | 2010-06-16 | 上海交通大学 | Frequency spectrum sensing device and sensing method thereof |
CN101917376A (en) * | 2010-07-30 | 2010-12-15 | 福建新大陆通信科技股份有限公司 | Two-stage frequency conversion method for digital down conversion system in multi-carrier digital receiver |
CN102098004A (en) * | 2010-12-16 | 2011-06-15 | 电子科技大学 | Digital downconverter with variable bandwidth and implementation method thereof |
CN102694563A (en) * | 2012-06-21 | 2012-09-26 | 山东神戎电子股份有限公司 | Digital demodulation down-conversion system and method for acoustical signals |
CN104079310A (en) * | 2014-06-18 | 2014-10-01 | 华东师范大学 | Ultrashort wave data transmission receiving system based on software radio architecture and receiving method thereof |
CN104201991A (en) * | 2014-09-10 | 2014-12-10 | 四川九洲电器集团有限责任公司 | Digital down-converting system for implementing frequency-agility metrewave radar |
KR20160093373A (en) * | 2015-01-29 | 2016-08-08 | 주식회사 지에스인스트루먼트 | Digital RF Repeater |
CN206745358U (en) * | 2016-12-28 | 2017-12-15 | 厦门大学 | A kind of nuclear magnetic resonance digit receiver |
-
2018
- 2018-12-17 CN CN201811542183.4A patent/CN111327334A/en active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1423493A (en) * | 2001-12-07 | 2003-06-11 | 深圳市中兴通讯股份有限公司上海第二研究所 | Signal receiving method and apparatus in wireless base station |
CN101060307A (en) * | 2007-04-17 | 2007-10-24 | 京信通信***(中国)有限公司 | A digital variable-frequency system and its signal processing method |
CN101741489A (en) * | 2010-01-25 | 2010-06-16 | 上海交通大学 | Frequency spectrum sensing device and sensing method thereof |
CN101917376A (en) * | 2010-07-30 | 2010-12-15 | 福建新大陆通信科技股份有限公司 | Two-stage frequency conversion method for digital down conversion system in multi-carrier digital receiver |
CN102098004A (en) * | 2010-12-16 | 2011-06-15 | 电子科技大学 | Digital downconverter with variable bandwidth and implementation method thereof |
CN102694563A (en) * | 2012-06-21 | 2012-09-26 | 山东神戎电子股份有限公司 | Digital demodulation down-conversion system and method for acoustical signals |
CN104079310A (en) * | 2014-06-18 | 2014-10-01 | 华东师范大学 | Ultrashort wave data transmission receiving system based on software radio architecture and receiving method thereof |
CN104201991A (en) * | 2014-09-10 | 2014-12-10 | 四川九洲电器集团有限责任公司 | Digital down-converting system for implementing frequency-agility metrewave radar |
KR20160093373A (en) * | 2015-01-29 | 2016-08-08 | 주식회사 지에스인스트루먼트 | Digital RF Repeater |
CN206745358U (en) * | 2016-12-28 | 2017-12-15 | 厦门大学 | A kind of nuclear magnetic resonance digit receiver |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112600574A (en) * | 2020-12-10 | 2021-04-02 | 天津光电通信技术有限公司 | Digital DDC design method of multi-channel direction finding receiver based on FPGA |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1760902A2 (en) | A system and method for excluding narrow band noise from a communication channel | |
US9035811B2 (en) | Analog digital data conversion method, analog digital data converter, and analog digital conversion chip | |
US9088329B2 (en) | Canceling narrowband interfering signals in a distributed antenna system | |
CN103957020B (en) | A kind of signal intermediate frequency supporting multi-mode mobile communication system receives device | |
US20170085281A1 (en) | Reconfigurable transmitter and receiver, and methods for reconfiguring | |
CN110365351B (en) | Method and device for realizing channelized reception based on filter multiplexing architecture | |
CN103957017A (en) | Signal intermediate frequency transmitting device of multimode mobile communication system | |
CN112350739B (en) | Method for acquiring channel signal with variable bandwidth and variable bandwidth channelization system | |
CN101834824B (en) | Multicarrier filtration method, multicarrier filtration system and repeater | |
CN111327334A (en) | Narrow-band DDC time division multiplexing method based on FPGA | |
CN111464228B (en) | Multichannel VDES receiving and dispatching preprocessing system based on satellite-borne DBF | |
CN105119628A (en) | Frequency-selecting device of ARC digital intercom system | |
CN102638269A (en) | Multiphase frequency conversion circuit | |
CN106100588B (en) | Reconfigurable multichannel digital down-conversion system and method based on FPGA | |
CN110808750B (en) | Method and device for suppressing adjacent channel interference based on inverse filtering | |
CN104967506B (en) | A kind of Perfect Reconstruction subband integrated conduct method of resource multiplex | |
CN109474356B (en) | Broadband multi-channel signal energy detection system and method | |
CN107786220A (en) | The radio frequency sampling ADC method, apparatus and receiver of a kind of receiver | |
CN107104659B (en) | Digital filtering method and device for LTE carrier | |
CN202309693U (en) | Short wave automatic control communication unit based on radio frequency digitization | |
CN111262555B (en) | Design method of cascade modulation filter bank channelizer suitable for high-flux satellite | |
CN103716018B (en) | Digital broadband excitation source implement device and method | |
CN216122395U (en) | Ultra-bandwidth receiver | |
CN101350661A (en) | Multi-channel digital frequency-selecting technology | |
CN103066949B (en) | A kind of multi-channel comb filter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200623 |
|
RJ01 | Rejection of invention patent application after publication |