CN111312074B - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN111312074B
CN111312074B CN202010117717.XA CN202010117717A CN111312074B CN 111312074 B CN111312074 B CN 111312074B CN 202010117717 A CN202010117717 A CN 202010117717A CN 111312074 B CN111312074 B CN 111312074B
Authority
CN
China
Prior art keywords
winding
line
signal
display
signal line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010117717.XA
Other languages
Chinese (zh)
Other versions
CN111312074A (en
Inventor
王佳骏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Tianma Microelectronics Co Ltd
Original Assignee
Wuhan Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Tianma Microelectronics Co Ltd filed Critical Wuhan Tianma Microelectronics Co Ltd
Priority to CN202010117717.XA priority Critical patent/CN111312074B/en
Publication of CN111312074A publication Critical patent/CN111312074A/en
Application granted granted Critical
Publication of CN111312074B publication Critical patent/CN111312074B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The embodiment of the invention provides a display panel and a display device. The display panel comprises a display area, a first non-display area and an aperture area, wherein at least one part of the aperture area is surrounded by the first non-display area, and the first non-display area is surrounded by the display area; the display panel also comprises a plurality of signal lines extending along the first direction, wherein the signal lines comprise a first signal line and a second signal line, when the display panel is driven to display, the first signal line and the second signal line are used for transmitting the same voltage signal, the second signal line penetrates through the display area in the first direction, and the plurality of first signal lines are respectively positioned on two sides of the hole area in the first direction; the first non-display area is internally provided with a connecting line and a first winding line; one ends, close to the hole regions, of at least two first signal lines adjacent to each other in the second direction are electrically connected with the connecting lines, two ends of the first winding are respectively connected with one connecting line, and the resistivity of the first winding is larger than that of at least part of line segments in the connecting lines. The invention can improve the problem of dark display brightness at two sides of the hole region and improve the display uniformity.

Description

Display panel and display device
Technical Field
The invention relates to the technical field of display, in particular to a display panel and a display device.
Background
With the continuous development of display technologies, display devices such as liquid crystal displays and organic light emitting displays are emerging continuously, become mainstream products in the display industry at present, and are in the process of the development and the change of the day and the night, meanwhile, the requirements of consumers on the displays are also promoted day by day, such as ultrahigh resolution display, touch display, full-screen display and the like, and the display devices become hot spots and important subjects for research in the display field.
One of the solutions in the prior art is to set a transparent hole region in the display region, set pixels inside the hole region, and set the sensor in the hole region, where the shape of the hole region can be designed to adapt to the shape of the sensor, thereby making reasonable use of the space of the display panel and improving the screen occupation ratio. The display panel has the problem of uneven brightness during display, and the display brightness on the two sides of the hole area is abnormal, so that the screen splitting phenomenon occurs, and the display effect is influenced.
Disclosure of Invention
The embodiment of the invention provides a display panel and a display device, wherein the problem of dark brightness at two sides of a hole area is solved by designing the wiring around the hole area, and the uniformity of the display brightness is improved.
The embodiment of the invention provides a display panel, which comprises a display area, a first non-display area and an aperture area, wherein at least one part of the aperture area is surrounded by the first non-display area, and the first non-display area is surrounded by the display area; the display panel also comprises a plurality of signal lines extending along the first direction, the signal lines comprise a first signal line and a second signal line, when the display panel is driven to display, the first signal line and the second signal line are used for transmitting the same voltage signal, the second signal line penetrates through the display area in the first direction, and the plurality of first signal lines are respectively positioned at two sides of the hole area in the first direction;
the first non-display area is internally provided with a connecting line and a first winding line;
one ends, close to the hole regions, of at least two first signal lines adjacent to each other in the second direction are electrically connected with the connecting lines, two ends of the first winding line are respectively connected with one connecting line, and the second direction is crossed with the first direction; the resistivity of the first winding is larger than that of at least part of line segments in the connecting line.
Based on the same inventive concept, the embodiment of the invention further provides a display device, which comprises the display panel provided by any embodiment of the invention.
The display panel and the display device provided by the embodiment of the invention have the following beneficial effects:
according to the embodiment of the application, the first winding is arranged to weaken the condition that the voltage signals on the first signal lines connected in parallel through the connecting lines are transmitted from the right side to the left side, the transmission speed of the reset signals on the first signal lines can be reduced by taking the transmission of the reset signals on the first signal lines as an example, the time interval between the corresponding scanning signals and the reset signals in the pixel rows driven by the first signal lines is approximately equal to a preset time value, and the problem that the brightness of the sub-pixels is low due to the fact that the pixels in the pixel rows are reset in advance is solved. Meanwhile, the overall resistance of a circuit formed by the first winding and the first signal line can be increased to a large extent by increasing the resistance on the first winding, so that the load on the first signal line connected with the first winding can be increased, the load difference between the first signal line and the second signal line is reduced, the brightness of the sub-pixels driven by the first signal line and the brightness difference of the sub-pixels driven by the second signal line can be improved, and the display uniformity is improved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and those skilled in the art can also obtain other drawings according to the drawings without inventive labor.
Fig. 1 is a partial schematic view of another alternative embodiment of a display panel according to an embodiment of the present invention;
FIG. 2 is a partial schematic view of another alternative embodiment of a display panel according to an embodiment of the invention;
fig. 3 is a schematic diagram of a film structure of a display panel according to an embodiment of the present disclosure;
FIG. 4 is a partial schematic view of another embodiment of a display panel provided in an embodiment of the present application;
FIG. 5 is a schematic diagram of another embodiment of a display panel provided in an embodiment of the present application;
fig. 6 is a schematic diagram of another embodiment of a display panel provided in an embodiment of the present application;
fig. 7 is a partial schematic view of another embodiment of a display panel provided in an embodiment of the present application;
fig. 8 is a schematic diagram of another embodiment of a display panel provided in an embodiment of the present application;
fig. 9 is a schematic diagram of another embodiment of a display panel provided in an embodiment of the present application;
fig. 10 is a schematic view of a display device according to an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The terminology used in the embodiments of the invention is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used in the examples of the present invention and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.
Fig. 1 is a partial schematic view of an alternative embodiment of a display panel according to an embodiment of the present invention, and fig. 2 is a partial schematic view of another alternative embodiment of a display panel according to an embodiment of the present invention. The display panel includes a display area 10, a first non-display area 20, and an aperture area 30. In which no pixels are provided in the hole region 30 to form a transparent hole region, and when a display device is assembled, a sensing device, such as a camera, may be provided in the hole region 30. Some circuit traces may be disposed in the first non-display area 20. Fig. 1 illustrates that a portion of the aperture region 30 is surrounded by the first non-display region 20, and the first non-display region 20 is surrounded by the display region 10; fig. 2 illustrates that a portion of the aperture area 30 is surrounded by the first non-display area 20, and the first non-display area 20 is surrounded by the display area 10.
As illustrated in fig. 1 and fig. 2, the display panel further includes a plurality of signal lines extending along the first direction x, the signal lines include a first signal line 31 and a second signal line 32, the first signal line 31 and the second signal line 32 are used for transmitting the same voltage signal when the display panel is driven to display, the second signal line 32 penetrates the display area 10 in the first direction x, and the plurality of first signal lines 31 are respectively located on two sides of the hole area 30 in the first direction x; the first non-display area 20 is provided with a connecting line 40 and an A winding line 51;
one end of at least two first signal lines 31 adjacent to each other in the second direction y, which is close to the hole area 30, is electrically connected with the connection line 40, two ends of the first winding line 51 are respectively connected with one connection line 40, and the second direction y is crossed with the first direction x; the resistivity of the first winding 51 is greater than the resistivity of at least some of the segments in the connection line 40.
In the present embodiment, at least two first signal lines 31 located on the same side of the aperture region 30 are connected by the connection line 40, and one first winding line 51 connects the two connection lines 40, that is, at least two first signal lines 31 connected to each other are connected to the corresponding first signal lines 31 on the other side of the aperture region 30 by the first winding line 51 disposed around the aperture region 30. The first signal line 31 and the second signal line 32 are used for transmitting the same voltage signal, such as a reset signal or a positive power voltage signal during driving of the pixels to emit light.
In the process of displaying a frame of picture by the driving panel, the driving chip provides a reset signal and then transmits the reset signal to all signal lines for transmitting the reset signal in the panel; the scanning signal end in the panel is opened line by line, namely, scanning signals are input to the scanning lines line by the cascaded shift registers when one frame of picture is displayed. For the reset signal in the panel display area, the transmission mode of the reset signal on one reset signal line is that the reset signal is gradually transmitted from the two ends of the display area to the center of the display area. Taking the first signal line 31 and the second signal line 32 for transmitting the reset signal line as an example, the reset signal transmitted on the second signal line 32 is schematically illustrated in fig. 1 or fig. 2, two sides of the display region 10 are transmitted to the center of the display region 10, and due to the arrangement of the aperture region 30, one reset signal line is cut at the position of the aperture region 30, and is divided into two first signal lines 31 respectively located at two sides of the aperture region 30, that is, two first signal lines 31 located at two sides of the aperture region 30 and located in the same row are used for resetting the anodes of the sub-pixels in the same pixel row.
One implementation in the related art is: the first signal line is cut off at one side close to the hole area, and the first signal line is not connected with any other routing lines in the first non-display area. When the reset signal is transmitted, the reset signal on the second signal line is transmitted from two sides of the display area to the middle, namely the second signal line is driven by two sides, and the first signal line is cut off at one side close to the hole area, so that the first signal line can be driven only by one side. Moreover, since the first signal line is only located on one side of the aperture region, the length of the first signal line is smaller than that of the second signal line, and therefore, the difference between the voltage drops of one first signal line and one second signal line is large, so that the luminance of the sub-pixel driven by the first signal line and the luminance of the sub-pixel driven by the second signal line are different, and the luminance in the display region is uneven.
In the present application, as shown in fig. 1, a first signal line 311 and a first signal line 312 on the left side of the hole area 30 are illustrated, and a first signal line 313 and a first signal line 314 on the right side of the hole area 30 are illustrated, wherein the first signal line 311 and the first signal line 312 are connected by a connection line 40 at one end near the hole area 30, the first signal line 313 and the first signal line 314 are connected by a connection line 40 at one end near the hole area 30, and at the same time, the two connection lines 40 are respectively connected with two ends of the first wire 51, so that the first signal lines 311 and 312 on the left side and the first signal lines 313 and 314 on the right side are electrically connected.
If only the adjacent first signal line 311 and first signal line 312 located on the same side of the aperture region 30 are provided to be electrically connected at the end near the aperture region 30, there is a certain time interval between the time when the voltage signal starts to be inputted from the left end of the first signal line 311 and the time when the voltage signal starts to be inputted from the left end of the first signal line 312 when the voltage signal is supplied to the first signal line 311 and the first signal line 312 in one frame of screen display. Taking the first signal line for transmitting the reset signal as an example, although the driving chip transmits the reset signal to all the reset signal lines in the panel after giving a reset signal in one frame of picture display, the transmission of the reset signal on the signal lines has a certain delay due to the resistance and capacitance on the signal lines. For example, the reset signal on the first signal line 311 starts to be transmitted from left to right at a first time, and the reset signal on the first signal line 312 starts to be transmitted from left to right at a second time spaced from the first time by a certain time. When the reset signal is transmitted to the end of the first signal line 311 close to the hole region 30, the transmission to the first signal line 312 in the next row is started, and at this time, the reset signal input from the left side of the first signal line 312 is still transmitted to the right, so that the reset signal is transmitted from the left to the right on the first signal line 312, and the reset signal is transmitted from the right to the left on the first signal line 312, which results in the reduction of the delay of the reset signal on the first signal line 312. In order to realize one frame of image display, the timing of the reset signal and the timing of the scan signal need to be matched, and the delay of the reset signal on the first signal line 312 is shortened, which results in shortening the time interval between the scan signal and the reset signal in the pixel row driven by the first signal line 312, thereby causing the pixels in the pixel row to be reset in advance, resulting in a lower sub-pixel brightness, and especially when the aperture area 30 is not located at the center of the display area 10 in the first direction x, the problem of the lower sub-pixel brightness caused by the early reset is more obvious. In the same way, the sub-pixels in the pixel row driven by the first signal line 314 located at the right side of the aperture area 30 are also reset in advance, which causes the problem that the brightness of the sub-pixels is low, and thus the phenomenon of uneven brightness still exists in the display panel.
By the design of the present invention, when a frame of image is driven to display, the reset signal on the first signal line 311 starts to be transmitted from left to right at a first time, and the reset signal on the first signal line 312 starts to be transmitted from left to right at a second time spaced from the first time by a certain time. When the reset signal on the first signal line 311 is transmitted to the end near the hole region 30, the reset signal starts to be transmitted to the first signal line on the right side of the hole region 30 through the first winding line 51, and at the same time, the reset signal starts to be transmitted to the first signal line 312 through the connection line 40. The embodiment of the application can weaken the condition that the reset signal on the first signal line 312 is transmitted from the right side to the left side, so that the transmission speed of the reset signal on the first signal line 312 can be reduced, the time interval between the corresponding scanning signal and the reset signal in the pixel row driven by the first signal line 312 is ensured to be approximately equal to the preset time value, and the problem that the brightness of the sub-pixel is low due to the early resetting of the pixel in the pixel row is solved. By the same token, the problem of low sub-pixel brightness caused by early resetting of the pixels in the pixel row driven by the first signal line 314 can be solved. Meanwhile, the first signal lines around the hole are connected in parallel, so that the voltage drop difference between different first signal lines caused by different loads is further reduced.
In addition, in the embodiment of the present application, after at least two first signal lines located on one side of the hole region are connected in parallel, the at least two first signal lines located on the other side of the hole region are connected in parallel through the first winding line. In general, only one row of pixel rows is spaced between two adjacent first signal lines in the display area, the two adjacent first signal lines are connected by a connection line on one side near the hole area, and the first winding needs to be connected to the right side from the left side in order to connect the connection lines on both sides of the hole area, so that the length of the first winding is greater than that of one connection line without any design on the line types of the first winding and the connection lines. Therefore, the resistivity of the first winding is higher than that of at least part of line segments in the connecting line, and the resistance of the first winding can be increased. Because first wire winding length is longer, then can increase the holistic resistance of the circuit that first wire winding and first signal line constitute by the great extent through increasing first resistance on the wire winding to can increase the load on the first signal line of being connected with first wire winding, and then reduce the load difference between first signal line and the second signal line, can improve the luminance of the sub-pixel of first signal line drive and the luminance difference of the sub-pixel of second signal line drive from this, promote and show the homogeneity.
In this embodiment of the application, the first signal line and the second signal line are used for transmitting the same voltage signal, for example, the first signal line and the second signal line are both used for transmitting the reset signal to the pixel circuit, and the first signal line and the second signal line are both located in the display region, and the first signal line and the second signal line can be made of the same material in the same layer, so that the manufacturing process of the signal lines can be simplified.
Optionally, the first signal line and the second signal line are made of different materials, and the resistivity of the first signal line is greater than that of the second signal line. Therefore, the resistance on the first winding can be further increased, the load on the first signal line connected with the first winding can be further increased, the load difference between the first signal line and the second signal line is further reduced, and the brightness difference between the sub-pixel driven by the first signal line and the sub-pixel driven by the second signal line is improved.
Fig. 3 is a schematic view of a film structure of a display panel according to an embodiment of the present disclosure, and as shown in fig. 3, the display panel includes a substrate 101, at least an array layer 102, a display layer 103, and an encapsulation structure 104 sequentially disposed on the substrate 101. The array layer 102 includes a semiconductor layer 1, a gate metal layer 2, a capacitor metal layer 3, and a source-drain metal layer 4, wherein an insulating layer (not labeled) is disposed between each metal layer, an active layer 11 of the thin film transistor is located on the semiconductor layer 1, a gate 12 is located on the gate metal layer 2, a source 13 and a drain 14 are located on the source-drain metal layer 4, one electrode plate 15 of the pixel capacitor is located on the gate metal layer 2, and the other electrode plate 16 is located on the capacitor metal layer 3. The display layer 103 includes a pixel defining layer 5 and a plurality of light emitting devices 6, wherein the light emitting devices 6 include an anode 7, a light emitting layer 8, and a cathode 9. The drain electrode 14 of the thin film transistor is electrically connected to the anode 7. The package structure 104 is used for isolating water and oxygen to ensure the service life of the light emitting device 6, and the package structure 104 may be a rigid package including a package cover plate and a package adhesive; the encapsulation structure can also be a flexible encapsulation comprising at least one inorganic encapsulation layer and at least one organic encapsulation layer.
In one embodiment, the first signal line and the second signal line are used for transmitting a reset signal, the first signal line and the second signal line are both located on the capacitor metal layer 3, and the first winding and the anode 7 are made of the same material in the same layer. Therefore, the resistivity of the first winding is larger than that of the second signal line, so that the load on the first signal line connected with the first winding can be increased, and the load difference between the first signal line and the second signal line can be reduced. The anode 7 is only positioned in the display area of the display panel, and the first winding wire positioned in the first non-display area and the anode are manufactured in the same layer, so that an additional process is not needed, and the width of the first non-display area cannot be increased. Optionally, the connecting lines are also located on the capacitor metal layer, and the connecting lines and the first signal lines are made of the same material on the same layer, so that when at least two adjacent first signal lines are connected by one connecting line, the connection can be realized in the same etching process without increasing the punching process of the insulating layer, and the simplification of the process procedure is facilitated.
In an embodiment, on the basis of the panel structure illustrated in fig. 3, the display panel further includes a second metal layer, the second metal layer is located on a side of the source-drain metal layer away from the capacitor metal layer, the first signal line and the second signal line are both located on the capacitor metal layer, the first winding line is located on the second metal layer, and the resistivity of the manufacturing material of the second metal layer is greater than the resistivity of the manufacturing material of the capacitor metal layer. The first winding is manufactured by adding a metal layer with resistivity, and the manufacturing process of other metal layers in the display panel is not required to be changed.
In an embodiment, on the basis of the panel structure illustrated in fig. 3, the display panel further includes a third metal layer, the third metal layer is located on a side of the source-drain metal layer away from the capacitor metal layer, and the connection line is located on the third metal layer. The display area of the display panel further includes a plurality of data signal lines and a plurality of scan signal lines. Taking the extending direction of the data signal line as the second direction y in fig. 1 and the extending direction of the scan signal line as the first direction x in fig. 1 as an example, since the hole region 30 that cannot be displayed is disposed in the display region, in order to ensure the transmission of the data signal, the data winding of the data signal line on both sides of the connection hole region 30 is disposed around the hole region 30 in the first non-display region 20, and in order to ensure the transmission of the scan signal, the scan winding of the scan signal line on both sides of the connection hole region 30 is disposed around the hole region 30 in the first non-display region 20, wherein the number of the scan windings is very large, and in order to save the space of the first non-display region 20, the scan winding is made by using two metal layers, namely, a gate metal layer and a capacitor metal layer. Meanwhile, the connecting lines are arranged on the third metal layer, so that at least two adjacent first signal lines can be connected through the connecting lines, and the arrangement of scanning winding lines cannot be influenced.
In another embodiment, a part of the line segments in the connecting line are made of a material with high resistivity, so that the resistance of the connecting line can be increased. Specifically, as shown in fig. 4, fig. 4 is a partial schematic view of another alternative implementation of the display panel provided in the embodiment of the present application. Only a partial region of the panel is illustrated in the figure, and the connection line includes a first line segment 41 extending in the first direction x and a second line segment 42 extending in the second direction y, in which the first line segment 41 and the second line segment 42 are connected end to end in sequence; wherein the resistivity of at least part of the first line segment 41 is greater than the resistivity of the second line segment 42. That is, at least part of the line segments in the connecting line are made of high-resistivity film materials, so that the resistance on the connecting line can be increased.
As illustrated in fig. 1, when a frame of image is driven to be displayed, the reset signal on the first signal line 311 starts to be transmitted from left to right at a first time, and the reset signal on the first signal line 312 starts to be transmitted from left to right at a second time spaced from the first time by a certain time. When the reset signal on the first signal line 311 is transmitted to the end near the hole region 30, the reset signal starts to be transmitted to the first signal line on the right side of the hole region 30 through the first winding line 51, and at the same time, the reset signal starts to be transmitted to the first signal line 312 through the connection line 40. After the resistance on the connection line 40 is increased, the condition that the reset signal on the first signal line 312 is transmitted from the right side to the left side can be further weakened, so that the transmission speed of the reset signal on the first signal line 312 can be further reduced, the time interval between the corresponding scanning signal and the reset signal in the pixel row driven by the first signal line 312 is ensured to be approximately equal to the preset time value, and the problem that the brightness of the sub-pixels is low due to the early resetting of the pixels in the pixel row is solved. The brightness difference between the sub-pixel driven by one signal line and the sub-pixel driven by the second signal line is further reduced, and the display uniformity is improved.
Optionally, the first segment 41 and the first winding 51 are located in a first metal layer. Namely, the first line segment and the first winding adopt the same film layer and are manufactured in the same etching process. In an embodiment, the anode 7 illustrated in fig. 3 is also located on the first metal layer, so that the anode, the first line segment and the first wire winding can be simultaneously manufactured only by designing the shape of the mask in the anode etching process. In this embodiment, the resistivity of the first wire and the first line segment is greater than the resistivity of the second signal line, so that the resistance of the first wire and the resistance of the connecting line can be increased at the same time. According to the principle corresponding to the embodiment of fig. 1, the transmission speed of the voltage signal on the first signal line connected to each other through the connection line can be reduced, and taking the voltage signal as the reset signal as an example, the time interval between the corresponding scan signal and the reset signal in the pixel row driven by the first signal line can be ensured to be approximately equal to the preset time value, so that the problem that the brightness of the sub-pixel is low due to the early reset of the pixel is solved.
In another embodiment, fig. 5 is a schematic diagram of another implementation manner of the display panel provided in the embodiment of the present application, and as shown in fig. 5, the first winding line 51 is a broken line formed by a plurality of line segments. As shown in the figure, the shape of the first winding 51 is a zigzag-shaped winding, which can be said to be similar to a serpentine-shaped winding, and such a winding in which the direction of extension of the segment repeatedly jumps can increase the length of the first winding 51 in a limited space, and can further increase the resistance on the first winding, and can further increase the overall resistance of the line formed by the first winding and the first signal line, and can further increase the load on the first signal line connected to the first winding, and further reduce the load difference between the first signal line and the second signal line, and thus can further improve the luminance difference between the sub-pixels driven by the first signal line and the sub-pixels driven by the second signal line, and improve the display uniformity.
In an embodiment, fig. 6 is a schematic diagram of another implementation manner of a display panel provided in an embodiment of the present application, and the first non-display area 20 illustrated in fig. 6 surrounds all of the hole area 30. As shown in fig. 6, all the first signal lines 31 located on the same side of the hole region 30 in the second direction y are connected to the same connection line 40. The two connection lines 40 located on both sides of the hole area 30 are connected to the two first winding lines 51, respectively, so that the two connection lines and the two first winding lines together form a ring-shaped wire arranged around the hole area. Firstly, when viewed from a circuit trace formed by the first signal line 315, the first wire 51 and the first signal line 317, the first wire is made of a material with high resistivity, so that the resistance of the first wire is increased, the overall resistance of the circuit trace is increased, and the load of the circuit trace is substantially the same as the load of a second signal line in the display area, so that the voltage drop of the first signal line on two sides of the hole area and the difference between the voltage drop of the last first signal line and the voltage drop of the second signal line are reduced (wherein, the first signal lines sequentially arranged along the same direction on one side of the hole area include the first signal line and the last signal line), and the brightness of the sub-pixel driven by the first signal line and the last signal line on two sides of the hole area is guaranteed to be substantially the same as the brightness of the sub-pixel driven by the second signal line, so that the brightness difference is improved.
In an embodiment, fig. 7 is a partial schematic view of another implementation manner of the display panel provided in this embodiment of the application, as shown in fig. 7, the first winding further includes a first winding 511 and a second winding 512, and the resistivity of each of the first winding 511 and the second winding 512 is greater than the resistivity of at least a partial segment of the connection line 40. The first winding 511 is located on the side of the second winding 512 near the hole region 30. The number of the first signal lines connected to the first winding and the number of the first signal lines connected to the second winding may be the same or different. In this embodiment, it is equivalent to grouping a plurality of first signal lines, the first signal lines located on the same side of the hole region and connected to the same winding (the first winding or the second winding) are grouped into one group, and at least two first signal lines in the same group are connected in parallel, that is, at least two first signal lines connected through a connection line are equivalent to being connected in parallel, and then connected to another group of first signal lines connected in parallel with each other on the other side of the hole region through a winding. According to the principle of the embodiment of fig. 1, the first winding (or the second winding) can weaken the transmission of the voltage signal from the end close to the hole region to the end far away from the hole region, and the transmission speed of the signal on the first signal wire electrically connected with the first winding is reduced. Taking the example of transmitting the reset signal on the first signal line, the time interval between the corresponding scan signal and the reset signal in the pixel row driven by the first signal line can be ensured to be approximately equal to the preset time value, and the problem that the brightness of the sub-pixels is low due to the early reset of the pixels in the pixel row is solved. Meanwhile, the first winding (or the second winding) can increase the overall resistance of a circuit formed by the first winding and the first signal line, so that the load on the first signal line connected with the first winding or the second winding can be increased, the load difference between the first signal line and the second signal line is reduced, the brightness of the sub-pixels driven by the first signal line and the brightness difference of the sub-pixels driven by the second signal line can be improved, and the display uniformity is improved. In addition, in this embodiment, the first signal lines are grouped and connected to the wirings, so that the number of first wirings provided in the first non-display region can be reduced, which is advantageous in saving the space of the first non-display region.
Further, as shown with continued reference to fig. 7 described above, the number of the first signal lines 31 connected to the first winding 511 is larger than the number of the first signal lines 31 connected to the second winding 512; the length of the longest first signal line 31-1 among the first signal lines 31 connected to the first winding 511 is smaller than the length of the shortest first signal line 31-2 among the first signal lines 31 connected to the second winding 522 along the first direction x. Only the number of the first signal lines 31 connected to the first winding 511 is shown as 6 (3 first signal lines on the left and right sides of the aperture region), and the number of the first signal lines 31 connected to the second winding 512 is shown as 4 (2 first signal lines on the left and right sides of the aperture region). Fig. 7 only illustrates that the aperture area is a circle, and the shape of the aperture area is adapted, and the boundary between the display area 10 and the first non-display area 20 is also substantially arc-shaped, and the length of the first signal line located in the display area 10 at the side of the aperture area 30 is related to the boundary between the display area 10 and the first non-display area 20. The actual hole area has a symmetry axis (not shown) extending in the first direction x, and the closer the distance from the extension of the symmetry axis, the shorter the length of the first signal line, put differently: on one side of the symmetry axis, the farther the distance from the second signal line, the shorter the length of the first signal line. The difference between two adjacent first signal lines is smaller, and the difference in length is larger the farther the distance between two first signal lines is on one side of the symmetry axis. In this embodiment, at least two adjacent first signal lines are connected in parallel via a connection line, and the loads on the respective first signal lines connected in parallel via the connection line can be kept substantially the same. In addition, in order to adapt to the shape of the boundary of the display area and the first non-display area, the farther the distance from the second signal line is on one side of the symmetry axis, the smaller the difference in length between the adjacent two first signal lines located in the display area. The embodiment is arranged such that the smaller the difference in length, the larger the number of the first signal lines connected in parallel with each other, and the number of the arranged winding lines can be reduced under the condition that the total number of the first signal lines is fixed, thereby being advantageous to saving the space of the first non-display area.
Further, taking the shape of the hole region illustrated in fig. 7 as an example, the longer the distance from the second signal line on one side of the symmetry axis, the shorter the length of the first signal line, the larger the difference in load between the first signal line and the second signal line. That is, the load of the line formed by the first winding and the plurality of first signal lines connected thereto is smaller than the load of the line formed by the second winding and the plurality of first signal lines connected thereto. In order to further balance the load difference, the resistance of the first winding is set to be larger than that of the second winding in the embodiment of the application, so that the load of a circuit formed by the first winding and the plurality of first signal lines is approximately the same as the load of a circuit formed by the second winding and the plurality of first signal lines, and the uniformity of the brightness of the display areas on two sides of the hole area can be ensured.
In one embodiment, the first routing and the second routing are located in the same metal layer, and the line width of the first routing is designed to be smaller than that of the second routing, so that the resistance of the first routing can be increased, and the resistance of the first routing is larger than that of the second routing.
In one embodiment, the first winding and the second winding are located in the same metal layer, and the shape of the first winding is designed to be a broken line composed of a plurality of line segments, which is similar to the shape of the first winding in the embodiment of fig. 5, so that the resistance of the first winding can be increased, and the resistance of the first winding is greater than that of the second winding.
In an embodiment, fig. 8 is a schematic view of another implementation manner of the display panel provided in the embodiment of the present application, and as shown in fig. 8, an edge winding 52 is further disposed in the first non-display area 20, and two ends of the edge winding 52 are respectively connected to one first signal line 31; the edge winding 52 is located on the side of the first winding 51 adjacent to the display area 10. Two edge windings 52 are shown. In the second direction y, for example, from top to bottom in the figure, the plurality of first signal lines arranged in sequence on the side of the aperture region 30 include a first signal line 31-3 and a last first signal line 31-4. In this embodiment, the two first signal lines 31-3 and the two last first signal lines 31-4 are connected by the edge winding 52, and the first signal line 31-3 and the last first signal line 31-4 are the first signal lines closest to the second signal line. In this embodiment, the length of the circuit trace formed by the edge winding and the two first signal lines is substantially the same as the length of one second signal line, so that the load difference between the first signal line and the second signal line can be reduced, and the luminance of the sub-pixel driven by the first signal line and the last first signal line can be ensured to be substantially the same as the luminance of the sub-pixel driven by the second signal line.
Further, the shape of the edge winding 52 may be set to a polygonal line composed of a plurality of line segments, similar to the shape of the first winding in the embodiment of fig. 6, so that the resistance of the edge winding 52 can be increased by increasing the length of the edge winding 52, and the load difference between the first signal line and the last first signal line and the second signal line can be further reduced. Optionally, the first winding located on the side of the edge winding near the hole region may also increase the resistance of the first winding by reducing the line width of the first winding or increasing the line length of the first winding.
In an embodiment, fig. 9 is a schematic diagram of another implementation manner of the display panel provided in the embodiment of the present application, as shown in fig. 9, the signal lines further include third signal lines 33, when the display panel is driven to display, the third signal lines 33 and the first signal lines 31 are used for transmitting different voltage signals, and the third signal lines 33 are respectively located on two sides of the hole region 30 in the first direction x; a second winding 53 is further disposed in the first non-display area 20, and two ends of the second winding 53 are respectively connected to a third signal line 33; the a-winding 51 and the b-winding 53 are located in different metal layers. Optionally, the first signal line is a reset signal line, the third signal line is a scan signal line, and the second winding is the scan winding mentioned in the above embodiment. In the embodiment, firstly, the transmission speed of the voltage signals on the first signal lines connected with each other through the connecting lines can be reduced through the arrangement of the first winding, and taking the voltage signals as the reset signals as an example, the time interval between the corresponding scanning signals and the reset signals in the pixel rows driven by the first signal lines can be ensured to be approximately equal to the preset time value, so that the problem that the brightness of the sub-pixels is low due to the early resetting of the pixels is solved. Meanwhile, a first signal line electrically connected with the first winding and a third signal line electrically connected with the second winding are used for transmitting different voltage signals, and the first winding and the second winding transmit different voltage signals. If the first winding and the second winding are supposed to be located on the same metal layer, because the first winding and the second winding transmit different voltage signals, when the display panel is driven to display, signal crosstalk may exist between the adjacent first winding and the second winding, and display abnormity is caused. And first wire winding and second wire winding are the wire winding of connecting the signal line that is located the hole district both sides on the first direction, if do with first wire winding and second wire winding adoption with layer metal, then can occupy great space in first non-display area, and in this application embodiment, set up first wire winding and second wire winding and be located different metal levels, also can reduce the space size that the wire winding is generally occupied, be favorable to the narrowing of first non-display area.
In the drawings of the embodiments of fig. 6 to 9, the hole area is only illustrated as a circle, and the shape of the hole area is not limited in the embodiments of the present invention. Moreover, the above embodiments are also applicable to a display panel in which the first non-display region is disposed only around a partial region of the hole region, and are not described herein again.
Based on the same inventive concept, an embodiment of the present application further provides a display device, and fig. 10 is a schematic view of the display device provided in the embodiment of the present application, and as shown in fig. 10, the display device includes the display panel 100 provided in any embodiment of the present application. The specific structure of the display panel 100 has been described in detail in the above embodiments, and is not described herein again. Of course, the display device shown in fig. 10 is only a schematic illustration, and the display device may be any electronic device with a display function, such as a mobile phone, a tablet computer, a notebook computer, an electronic book, or a television.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present invention should be included in the scope of the present invention.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; while the invention has been described in detail and with reference to the foregoing embodiments, it will be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present invention.

Claims (11)

1. A display panel characterized by comprising a display region, a first non-display region, and an aperture region, at least a part of the aperture region being surrounded by the first non-display region, the first non-display region being surrounded by the display region;
the display panel further comprises a plurality of signal lines extending along a first direction, the signal lines comprise a first signal line and a second signal line, when the display panel is driven to display, the first signal line and the second signal line are used for transmitting the same voltage signal, the second signal line penetrates through the display area in the first direction, and the first signal lines are respectively located on two sides of the hole area in the first direction;
a connecting line and an A winding are arranged in the first non-display area;
one ends, close to the hole area, of at least two first signal lines adjacent to each other in a second direction are electrically connected with the connecting lines, two ends of the first winding line are respectively connected with one connecting line, and the second direction is crossed with the first direction; wherein the content of the first and second substances,
the resistivity of the first winding is larger than that of at least part of line segments in the connecting line;
the connecting line comprises a first line segment extending in the first direction and a second line segment extending in the second direction, and the first line segment and the second line segment are sequentially connected end to end in the connecting line; wherein the resistivity of at least part of the first line segment is greater than the resistivity of the second line segment.
2. The display panel according to claim 1,
the first line segment and the first winding are located on a first metal layer.
3. The display panel according to claim 1,
the first winding is a broken line formed by a plurality of line segments.
4. The display panel according to claim 1,
all the first signal lines positioned on the same side of the hole area in the second direction are connected with the same connecting line.
5. The display panel according to claim 1,
the first winding wire further comprises a first winding wire and a second winding wire, and the first winding wire is located on one side, close to the hole area, of the second winding wire.
6. The display panel according to claim 5,
the number of the first signal lines connected with the first winding is larger than that of the first signal lines connected with the second winding;
in the first direction, a length of the longest first signal line among the first signal lines connected to the first winding is smaller than a length of the shortest first signal line among the first signal lines connected to the second winding.
7. The display panel according to claim 6,
the resistance of the first winding is greater than the resistance of the second winding.
8. The display panel according to claim 1,
an edge winding is further arranged in the first non-display area, and two ends of the edge winding are respectively connected with one first signal line;
the edge winding is positioned on one side of the first winding, which is close to the display area.
9. The display panel according to claim 1,
the signal lines further comprise third signal lines, when the display panel is driven to display, the third signal lines and the first signal lines are used for transmitting different voltage signals, and the third signal lines are respectively located on two sides of the hole area in the first direction;
a second winding is further arranged in the first non-display area, and two ends of the second winding are respectively connected with one third signal line; wherein the content of the first and second substances,
the A and B windings are located on different metal layers.
10. The display panel according to claim 1,
the resistivity of the first winding is greater than the resistivity of the second signal line.
11. A display device characterized by comprising the display panel according to any one of claims 1 to 10.
CN202010117717.XA 2020-02-25 2020-02-25 Display panel and display device Active CN111312074B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010117717.XA CN111312074B (en) 2020-02-25 2020-02-25 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010117717.XA CN111312074B (en) 2020-02-25 2020-02-25 Display panel and display device

Publications (2)

Publication Number Publication Date
CN111312074A CN111312074A (en) 2020-06-19
CN111312074B true CN111312074B (en) 2022-10-18

Family

ID=71147771

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010117717.XA Active CN111312074B (en) 2020-02-25 2020-02-25 Display panel and display device

Country Status (1)

Country Link
CN (1) CN111312074B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20220020478A (en) * 2020-08-11 2022-02-21 삼성디스플레이 주식회사 Display device
CN112614875B (en) * 2020-12-15 2022-10-21 昆山国显光电有限公司 Display panel and display device
CN112614876B (en) * 2020-12-18 2024-02-23 合肥维信诺科技有限公司 Display panel
CN112670327B (en) * 2020-12-23 2022-07-29 武汉天马微电子有限公司 Display panel and display device
CN113571567B (en) * 2021-07-26 2024-01-05 云谷(固安)科技有限公司 Display panel and display device
CN114898709A (en) * 2022-05-26 2022-08-12 维信诺科技股份有限公司 Display panel and display device
CN115472087A (en) * 2022-09-06 2022-12-13 武汉天马微电子有限公司 Display panel and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107610636B (en) * 2017-10-30 2021-02-02 武汉天马微电子有限公司 Display panel and display device
JP2019144326A (en) * 2018-02-16 2019-08-29 シャープ株式会社 Display panel
CN109119447B (en) * 2018-08-29 2020-11-13 武汉天马微电子有限公司 Display panel and display device
CN110515247B (en) * 2019-08-29 2022-11-01 武汉天马微电子有限公司 Display panel and display device
CN110610667B (en) * 2019-10-28 2022-01-14 武汉天马微电子有限公司 Display panel and display device
CN110780501B (en) * 2019-11-29 2022-04-19 武汉天马微电子有限公司 Display panel and display device

Also Published As

Publication number Publication date
CN111312074A (en) 2020-06-19

Similar Documents

Publication Publication Date Title
CN111312074B (en) Display panel and display device
CN109188809B (en) Display panel and display device
US10692438B2 (en) Display panel and display device
CN109147572B (en) Display panel and display device
CN113383382B (en) Array substrate, display panel, spliced display panel and display driving method
US11244609B2 (en) Display device and OLED display panel thereof
CN108492761B (en) Display panel and electronic equipment
US10732752B1 (en) Display panel and display device
CN107731886B (en) Organic light-emitting display panel and organic light-emitting display device
US10223954B2 (en) Array substrate and method for manufacturing the same, and display apparatus
US11832492B2 (en) Display panel and display control method, and display device
CN111341813B (en) Display panel and display device
US11934060B2 (en) Array substrate and display device
CN110164359B (en) Display panel and display device
US20220376003A1 (en) Display panel and display apparatus
US6483495B2 (en) Liquid crystal display device
JP2008191626A (en) Liquid crystal display
CN109298577B (en) Display panel and display device
CN109637380B (en) Display panel and display device
US20220375424A1 (en) Display panel and driving method, and display device
CN115802838A (en) Display panel and display device
CN114927068A (en) Stretchable display panel, display driving method thereof and display device
CN114649394A (en) Display panel and display device
CN109493739B (en) Display panel and display device
US9904091B2 (en) Display panel of touch screen and electronic device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant