CN110853565A - Preparation method of display substrate, display panel and display device - Google Patents

Preparation method of display substrate, display panel and display device Download PDF

Info

Publication number
CN110853565A
CN110853565A CN201911203784.7A CN201911203784A CN110853565A CN 110853565 A CN110853565 A CN 110853565A CN 201911203784 A CN201911203784 A CN 201911203784A CN 110853565 A CN110853565 A CN 110853565A
Authority
CN
China
Prior art keywords
test
line
display
power
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201911203784.7A
Other languages
Chinese (zh)
Other versions
CN110853565B (en
Inventor
许传志
张露
谢正芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Govisionox Optoelectronics Co Ltd
Original Assignee
Kunshan Govisionox Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kunshan Govisionox Optoelectronics Co Ltd filed Critical Kunshan Govisionox Optoelectronics Co Ltd
Priority to CN201911203784.7A priority Critical patent/CN110853565B/en
Publication of CN110853565A publication Critical patent/CN110853565A/en
Application granted granted Critical
Publication of CN110853565B publication Critical patent/CN110853565B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2074Display of intermediate tones using sub-pixels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

The application provides a preparation method of a display substrate, the display substrate, a display panel and a display device. The preparation method comprises the following steps: preparing an array substrate, wherein the array substrate comprises a first display area and a second display area, the first display area is provided with a plurality of first sub-pixels, the second display area is provided with a plurality of second sub-pixels, the array substrate is also provided with a first pixel circuit, a second pixel circuit, a first power line electrically connected with the first pixel circuit, a second power line electrically connected with the second pixel circuit, a first test connecting part and a second test connecting part; the first power line is connected to the first test connection part, and the second power line is connected to the second test connection part; providing a first power supply signal to a first power supply line through a first test connection part, and providing a second power supply signal to a second power supply line through a second test connection part, wherein the first power supply signal is different from the second power supply signal; and after the test is finished, connecting the first test connecting part and the second test connecting part to the same power supply chip.

Description

Preparation method of display substrate, display panel and display device
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a method for manufacturing a display substrate, a display panel, and a display device.
Background
With the rapid development of electronic devices, the requirements of users on screen occupation ratio are higher and higher, so that the comprehensive screen display of the electronic devices is concerned more and more in the industry. Traditional electronic equipment such as cell-phone, panel computer etc. owing to need integrate such as leading camera, earphone and infrared sensing element etc. so the accessible is slotted (Notch) on the display screen, sets up camera, earphone and infrared sensing element etc. in the fluting region, but the fluting region can not be used for the display screen, like the bang screen among the prior art, or adopts the mode of trompil on the screen, to the electronic equipment who realizes the function of making a video recording, external light accessible screen on trompil department get into the photosensitive element who is located the screen below. However, these electronic devices are not all full-screen in the true sense, and cannot display in each area of the whole screen, for example, the camera area cannot display the picture.
Disclosure of Invention
According to a first aspect of embodiments of the present application, there is provided a method of manufacturing a display substrate, the method including:
preparing an array substrate, wherein the array substrate comprises a first display area and a second display area, and the light transmittance of the first display area is greater than that of the second display area; the array substrate is provided with a plurality of first sub-pixels, a plurality of second sub-pixels, a first pixel circuit for driving the first sub-pixels, a second pixel circuit for driving the second sub-pixels, a first power line electrically connected with the first pixel circuit, a second power line electrically connected with the second pixel circuit, a first test connecting part and a second test connecting part; the first power line is connected to the first test connection part, and the second power line is connected to the second test connection part;
providing a first power supply signal to the first power supply line through the first test connection part so as to test the first sub-pixel; providing a second power supply signal to the second power supply line through the second test connection part so as to test the second sub-pixel, wherein the first power supply signal is different from the second power supply signal;
and after the test is finished, connecting the first test connecting part and the second test connecting part to the same power supply chip.
In one embodiment, the display substrate is further provided with a first connecting line and a second connecting line;
the display substrate is provided with a plurality of first power lines, the first power lines are electrically connected with the first connecting lines, and the first connecting lines are electrically connected with the first test connecting parts. Through setting up first connecting wire, be convenient for realize a plurality of first power cords and the electricity of first survey connecting portion and be connected.
The display substrate is provided with a plurality of second power lines, the second power lines are electrically connected with the second connecting lines, and the second connecting lines are electrically connected with the second test connecting parts. Through setting up the second connecting wire, be convenient for realize a plurality of second power cords and the electricity of second test connection portion and be connected.
Preferably, the display substrate is further provided with a third connection line, and the first test connection portion is electrically connected to the second test connection portion and connected to the power supply chip, including:
and connecting the first test connecting part and the second test connecting part to a third connecting wire, and electrically connecting the third connecting wire with the power supply chip. Therefore, the first test connecting part and the second test connecting part are electrically connected with the power supply chip conveniently.
In one embodiment, at least one of the first power lines includes a first section located in the first display region and a second section located in the second display region; the first sub-pixel comprises a first pixel electrode, and the second sub-pixel comprises a second pixel electrode;
preferably, the second segment and the second pixel electrode are formed in the same process step, or the second segment and the first pixel electrode are formed in the same process step. Thus, the preparation process is facilitated to be simplified.
Preferably, the first segment is located below the first pixel electrode. Therefore, the arrangement and the size of the first pixel electrode cannot be influenced by the arrangement of the first section, the size of the first pixel electrode can be set to be larger, and the effective light-emitting area of the first display area is increased.
Preferably, the second power line is located below the second pixel electrode. Therefore, the arrangement and the size of the second pixel electrode cannot be influenced by the arrangement of the second power line, the size of the second pixel electrode can be set to be larger, and the effective light-emitting area of the second display area is increased.
In one embodiment, at least one of the first power lines includes a first section located in the first display region and a second section located in the second display region; the first connecting line and the second section are formed in the same process step; and/or the second connecting line and the second power line are formed in the same process step. Thus, the preparation process is facilitated to be simplified.
According to a second aspect of embodiments of the present application, there is provided a display substrate including a first display region and a second display region, a light transmittance of the first display region being greater than a light transmittance of the second display region;
the display substrate is provided with a plurality of first sub-pixels, a plurality of second sub-pixels, a first pixel circuit for driving the first sub-pixels, a second pixel circuit for driving the second sub-pixels, a first power line electrically connected with the first pixel circuit, a second power line electrically connected with the second pixel circuit, a first test connecting part, a second test connecting part and a power chip; the first power line is connected to the first test connection part, and the second power line is connected to the second test connection part; the first test connecting part is electrically connected with the second test connecting part and is connected to the power supply chip; the first test connection is configured to provide a first power supply signal to the first power supply line and the second test connection is configured to provide a second power supply signal to the second power supply line before the first test connection and the second test connection are electrically connected, the first power supply signal being different from the second power supply line signal.
In one embodiment, the display substrate is further provided with a first connecting line and a second connecting line;
the display substrate is provided with a plurality of first power lines which are electrically connected with the first connecting lines, and the first connecting lines are electrically connected with the first test connecting parts;
the display substrate is provided with a plurality of second power lines which are electrically connected with the second connecting lines, and the second connecting lines are electrically connected with the second test connecting parts;
preferably, the display substrate is further provided with a third connecting line, the first test connecting portion and the second test connecting portion are respectively connected to the third connecting line, and the third connecting line is electrically connected to the power chip.
In one embodiment, at least one of the first power lines includes a first section located in the first display region and a second section located in the second display region; the first sub-pixel comprises a first pixel electrode, and the second sub-pixel comprises a second pixel electrode;
preferably, the second segment and the second pixel electrode are located in the same layer, and the material of the second segment is the same as that of the second pixel electrode;
preferably, the second segment is located in the same layer as the first pixel electrode, and the material of the second segment is the same as that of the first pixel electrode;
preferably, the first segment is located below the first pixel electrode;
preferably, the second power line is located below the second pixel electrode.
In one embodiment, at least one of the first power lines includes a first section located in the first display region and a second section located in the second display region; the first connecting line and the second section are positioned on the same layer, and the material of the first connecting line is the same as that of the second section; and/or the second connecting line and the second power line are positioned in the same layer, and the material of the second connecting line is the same as that of the second power line.
According to a third aspect of the embodiments of the present application, a display panel is provided, where the display panel includes the display substrate and the package structure described above;
the packaging structure comprises a polaroid, wherein the polaroid covers the second display area and does not cover the first display area, or the polaroid covers the first display area and the second display area.
According to a fourth aspect of embodiments of the present application, there is provided a display device including:
a housing having a device region;
the display panel is covered on the shell;
wherein the device region is located below the first display region, and an electronic element is disposed in the device region.
According to the preparation method of the display substrate, the display panel and the display device, the light transmittance of the first display area is larger than that of the second display area, so that the photosensitive device can be arranged below the first display area, and full-screen display of the display substrate is achieved on the premise that normal work of the photosensitive device is guaranteed. Before the first test connecting part is electrically connected with the second test connecting part, a first power supply signal can be provided for the first power line through the first test connecting part, a second power supply signal can be provided for the second power line through the second test connecting part, and the first power supply signal and the second power supply signal can be different because the first power supply signal and the second power supply signal are provided through different test connecting parts, so that the first display area and the second display area can be effectively tested.
Drawings
Fig. 1 is a flowchart of a method for manufacturing a display substrate according to an embodiment of the present disclosure;
fig. 2 is a top view of a display substrate according to an embodiment of the present disclosure;
FIG. 3 is a schematic view of a sub-pixel arrangement of the display substrate shown in FIG. 1;
fig. 4 is a schematic view of an intermediate structure of a display substrate provided in an embodiment of the present application;
FIG. 5 is a schematic diagram of a pixel circuit of a display substrate according to an embodiment of the present disclosure connected to a power line;
fig. 6 is a cross-sectional view of a display substrate provided in an embodiment of the present application;
fig. 7 is a schematic structural diagram of a housing of a display device provided in an embodiment of the present application.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present application. Rather, they are merely examples of apparatus consistent with certain aspects of the present application, as detailed in the appended claims.
On intelligent electronic equipment such as a mobile phone and a tablet computer, because optical devices such as a front camera and a light sensor need to be integrated, the optical devices are generally arranged below a transparent display area in a manner of arranging the transparent display area on the electronic equipment, and full-screen display of the electronic equipment is realized under the condition of ensuring normal work of the optical devices.
After the display substrate is prepared, the power line of the transparent display area and the power line of the non-transparent display area are electrically connected to the same power chip, and when the display substrate is subjected to screen body test and aging test, the current signals provided for the transparent display area and the non-transparent display area are the same, but the current signals cannot simultaneously meet the test requirements of the transparent display area and the non-transparent display area, and effective test cannot be carried out.
In order to solve the above problems, embodiments of the present application provide a method for manufacturing a display substrate and a display substrate, which can well solve the above problems.
The following describes a method for manufacturing a display substrate and a display substrate in embodiments of the present application in detail with reference to the accompanying drawings. The features of the following examples and embodiments can be supplemented or combined with each other without conflict.
Fig. 1 is a flowchart of a method for manufacturing a display substrate according to an embodiment of the present disclosure; fig. 2 is a top view of a display substrate according to an embodiment of the present disclosure; FIG. 3 is a schematic view of a sub-pixel arrangement of the display substrate shown in FIG. 1; fig. 4 is a schematic view of an intermediate structure of a display substrate provided in an embodiment of the present application; FIG. 5 is a schematic diagram of a pixel circuit of a display substrate according to an embodiment of the present disclosure connected to a power line; fig. 6 is a cross-sectional view of a display substrate provided in an embodiment of the present application; fig. 7 is a schematic structural diagram of a housing of a display device provided in an embodiment of the present application.
The embodiment of the application provides a preparation method of a display substrate. Referring to fig. 1, the method for manufacturing a display substrate includes the following steps 110 to 130.
In step 110, an array substrate is prepared.
Referring to fig. 2, the display region of the array substrate includes a first display region 10 and a second display region 20, and the light transmittance of the first display region 10 is greater than that of the second display region 20. Referring to fig. 3, a plurality of first sub-pixels 11 are disposed in the first display region 10, and a plurality of second sub-pixels 21 are disposed in the second display region 20.
Referring to fig. 4 and 5, the array substrate further includes a first pixel circuit 12 for driving the first sub-pixel 11, a second pixel circuit 22 for driving the second sub-pixel 21, a first power line 13 electrically connected to the first pixel circuit 12, a second power line 23 electrically connected to the second pixel circuit 22, a first test connection portion 17, and a second test connection portion 18. Wherein the first power line 13 is connected to the first test connection 17 and the second power line 23 is connected to the second test connection 18.
In the illustrated embodiment, a first pixel circuit 12 for driving the first sub-pixel 11 is disposed in the first display region 10. In other embodiments, in order to improve the light transmittance of the first display region 10, the first pixel circuits 12 may also be disposed in the second display region 20.
In one embodiment, the display substrate 100 is further provided with a first connecting line 15 and a second connecting line 24.
The display substrate 100 is provided with a plurality of first power lines 13, the plurality of first power lines 13 are electrically connected to the first connecting lines 15, and the first connecting lines 15 are electrically connected to the first test connection portions 17. That is, each of the plurality of first power lines 13 is electrically connected to the first test connection 17 through the first connection line 15. By providing the first connection line 15, the plurality of first power lines 13 are electrically connected to the first side connection portion 17.
In the illustrated embodiment, the plurality of first power supply lines 13 extend in the column direction, and of the first pixel circuits 12 in the first display region 10, the plurality of first pixel circuits 12 arranged in parallel in the column direction are connected to the same first power supply line 13. In other embodiments, the first power line 13 may also extend in the row direction.
In one embodiment, the display substrate 100 may further be provided with a plurality of power lines 14 and fourth connection lines 16. The plurality of power lines 14 may extend in the same direction as the first power line 13, and the power lines 14 are located in the second display area 20 and are not directly electrically connected to the first pixel circuits 11. The fourth connection line 16 and the first connection line 15 may be respectively located at two opposite sides of the first power line 13, one end of the first power line 13 and one end of the power line 14 are respectively electrically connected to the first connection line 15, and the other end of the first power line 13 and the other end of the power line 14 are respectively electrically connected to the fourth connection line 16. So set up, when providing power signal for first subpixel 11 through first test connecting portion 17, help reducing the pressure drop, promote the display effect.
In one embodiment, the display substrate 100 is provided with a plurality of second power lines 23, the plurality of second power lines 23 are electrically connected to the second connection lines 24, and the second connection lines 24 are electrically connected to the second test connection parts 18. That is, each of the plurality of second power lines 23 is electrically connected to the second test connection portion 18 through the second connection line 24. By providing the second connection line 24, electrical connection of the plurality of second power lines 23 to the second test connection 18 is facilitated.
In one embodiment, the first connection line 15, the second connection line 24, the fourth connection line 16, the first test connection 17, and the second test connection 18 may be located in the frame region 101 of the display substrate 100. Specifically, the first connection line 15, the second connection line 24, the first test connection 17, and the second test connection 18 may be located on one side of the frame region 101, and the fourth connection line 16 may be located on the other side opposite to the one side.
In one embodiment, the first pixel circuit 12 is located in the first display region 10. Referring to fig. 6, the at least one first power line 13 includes a first segment 131 located in the first display region 10 and a second segment 132 located in the second display region 20. The first sub-pixel 11 includes a first pixel electrode 111, an organic layer (not shown) on the first pixel electrode 111, and a common electrode (not shown) on the organic layer. The second sub-pixel 21 includes a second pixel electrode 211, an organic layer (not shown) on the second pixel electrode 211, and a common electrode (not shown) on the organic layer. The first pixel electrode 111 and the second pixel electrode 211 may be anodes, the common electrode may be a cathode, and the common electrode of the first sub-pixels 11 and the common electrode of the second sub-pixels 21 may be planar electrodes connected together.
In the illustrated embodiment, the first pixel circuit 12 includes a thin film transistor 120, the thin film transistor 120 includes a drain electrode 121, a source electrode 122, a gate electrode 123, and an active layer 124, and the first pixel electrode 111 is electrically connected to the drain electrode 121. The second pixel circuit 22 includes a thin film transistor 220, the thin film transistor 220 includes a source electrode 221, a drain electrode 222, a gate electrode 223, and an active layer 224, and the second pixel electrode 211 is electrically connected to the drain electrode 222.
In one embodiment, the second segment 132, the first pixel electrode 111 and the second pixel electrode 211 are located on the same layer. The second segment 132 may pass through a gap between adjacent second pixel electrodes 211, so that the arrangement of the second segment 132 does not affect the arrangement of the second pixel electrodes 211.
In one embodiment, the second segment 132 and the second pixel electrode 211 are formed in the same process step. That is, the second segment 132 and the second pixel electrode 211 are located on the same layer, and the materials of the two are the same. The second segment 132 and the second pixel electrode 211 are formed in the same process step, so that no additional process is added for the preparation of the second segment 132, which is helpful for simplifying the preparation process of the display substrate. In other embodiments, the second segment 132 and the first pixel electrode 111 can be formed in the same process step, that is, the second segment 132 and the first pixel electrode 111 are located in the same layer and made of the same material. Thus, the second segment 132 and the first pixel electrode 111 can be formed simultaneously, which also helps to simplify the manufacturing process.
In one embodiment, the first segment 131 is located below the first pixel electrode 111. Thus, the arrangement of the first segment 131 does not affect the arrangement and size of the first pixel electrode 111, and the size of the first pixel electrode 111 can be set larger, which is beneficial to increasing the effective light-emitting area of the first display region 10. The first segment 131 may be located at the same layer as the drain electrode 121 and the source electrode 122 of the thin film transistor 120, so that the thickness of the display substrate is not increased by the arrangement of the first segment 131. The material of the first segment 131 may be a transparent conductive material to improve the light transmittance of the first display region 10. The transparent conductive material may be indium zinc oxide or indium tin oxide, for example.
In one embodiment, the first segment 131 is located under the first pixel electrode 111, the second segment 132 and the second pixel electrode 211 are located on the same layer, the display substrate may further include a planarization layer 60 formed between the first segment 131 and the second segment 132, a contact hole may be formed on the planarization layer 60, and the first segment 131 and the second segment 132 may be electrically connected through the contact hole on the planarization layer 60.
In one embodiment, the second power line 23 is located under the second pixel electrode 211. The second power line 23 may be located at the same layer as the drain electrode 222 and the source electrode 221 of the thin film transistor 220, so that the second power line 23 is disposed without increasing the thickness of the display substrate; the second power line 23 may be formed simultaneously with the drain electrode 222 and the source electrode 221 to save the manufacturing process. Moreover, the second power line 23 is located below the second pixel electrode 211, the arrangement and size of the second pixel electrode 211 are not affected by the arrangement of the second power line 23, and the size of the second pixel electrode 211 can be set to be larger, which is beneficial to increasing the effective light emitting area of the second display area 20.
In one embodiment, the first connecting line 15 and the second section 132 are formed in the same process step. Thus, the preparation process is facilitated to be simplified.
In one embodiment, the second connection line 24 is formed in the same process step as the second power line 23. The arrangement is favorable for simplifying the preparation process.
In one embodiment, the first test connection 17 and the second test connection 18 may be connection terminals, and the external power source is electrically connected to the first power line 13 through the first test connection 17 and the second power line 23 through the second test connection 18.
The number of first test connections 17 may be one or at least two. When the number of the first test connection portions 17 is at least two, each of the first test connection portions 17 is electrically connected to the first connection line 15, and the first power supply line 13 can be supplied with the first power supply signal through all of the first test connection portions 17 together. In the illustrated embodiment, the number of first test connections 17 is two, and in other embodiments the number of first test connections 17 may be different from two.
The number of second test connections 18 may be one or at least two. When the number of the second test connection portions 18 is at least two, each of the second test connection portions 18 is electrically connected to the second connection line 24, and the second power signal can be provided to the second power line 23 through all of the second test connection portions 18 together. In the illustrated implementation, the number of second test connections 18 is two, and in other embodiments the number of second test connections 18 may be different from two.
In step 120, a first power signal is provided to the first power line through the first test connection portion to test the first sub-pixel; and providing a second power supply signal to a second power supply line through a second test connection part so as to test a second sub-pixel, wherein the first power supply signal is different from the second power supply signal.
In this step, the tests performed on the first sub-pixel 11 and the second sub-pixel 21 include a screen test and a burn-in test. The first power signal and the second power signal may be current signals, and the magnitude of the current signal provided to the first power line may be greater than the magnitude of the current signal provided to the second power line, so that the light emitting intensities of the first sub-pixel 11 and the second sub-pixel 21 are consistent, which is beneficial to improving the accuracy of the test.
In this step, the first test portion may first provide a first power signal to the first power line to test the first sub-pixel, and then the second test portion may provide a second power signal to the second power line to test the second sub-pixel. The second test part can provide a second power supply signal for the second power supply line to test the second sub-pixel, and the first test part can provide a first power supply signal for the first power supply line to test the first sub-pixel.
In step 130, after the test is completed, the first test connection portion and the second test connection portion are connected to the same power chip.
In one embodiment, referring to fig. 5, the display substrate may further be provided with a third connecting line 42 and a power chip 30. Electrically connecting the first test connection portion with the second test connection portion and to a power supply chip, including: and connecting the first connection testing part and the second connection testing part to a third connection line, and electrically connecting the third connection line with the power supply chip. That is, the first test connection portion 17 and the second test connection portion 18 are electrically connected to the third connection line 42, and are electrically connected to the power chip 30 through the third connection line 422.
In one embodiment, the power chip 30 is electrically connected to the first test connection 17 and the second test connection 18 through the gold finger 41. Specifically, each first test connection 17 corresponds to one gold finger 41, and each second test connection 18 corresponds to one gold finger 41.
In one embodiment, the display substrate 100 may further include a flexible circuit board 50(FPC), and the third connection lines 42 and the gold fingers 41 may be integrated on the flexible circuit board 50.
According to the preparation method of the display substrate, the first power supply signal can be provided for the first power supply line through the first test connecting part and the second power supply signal can be provided for the second power supply line through the second test connecting part in the preparation process of the display substrate; after the test is finished, the first test connecting part and the second test connecting part are electrically connected and connected to the same power chip, and the display of the first display area and the display of the second display area can be controlled through the same power chip. Because the luminousness of first display area is greater than the luminousness of second display area, then can set up the photosensitive device in first display area below, realize the full-face screen display of display substrates under the prerequisite of guaranteeing that the photosensitive device normally works.
The embodiment of the application also provides a display substrate. Referring to fig. 1 to 3, 5 and 6, the display substrate 100 includes a first display region 10 and a second display region 20, and a light transmittance of the first display region 10 is greater than a light transmittance of the second display region 20.
A plurality of first sub-pixels 11 are disposed in the first display region 10, and a plurality of second sub-pixels 21 are disposed in the second display region 20. The display substrate 100 is further provided with a first pixel circuit 12 for driving the first sub-pixel 11, a second pixel circuit 22 for driving the second sub-pixel 21, a first power line 13 electrically connected to the first pixel circuit 12, a second power line 23 electrically connected to the second pixel circuit 22, a first test connection portion 17, a second test connection portion 18, and a power chip 30. The first power line 13 is connected to the first test connection 17 and the second power line 23 is connected to the second test connection 18. The first test connection 17 is electrically connected to the second test connection 18 and to the power supply chip 30. Before the first test connection 17 and the second test connection 18 are electrically connected, the first test connection 17 is configured to provide a first power supply signal to the first power line 13, and the second test connection 18 is configured to provide a second power supply signal to the second power line 23, the first power supply signal being different from the second power supply line signal.
According to the display substrate provided by the embodiment of the application, before the first test connection part is electrically connected with the second test connection part, the second power supply signal can be provided for the second power supply line through the second test connection part, and the first power supply signal and the second power supply signal can be different due to the fact that the first power supply signal and the second power supply signal are provided through different test connection parts, so that the first display area and the second display area can be effectively tested; after the test is finished, the first test connecting part and the second test connecting part are electrically connected and connected to the same power chip, and the display of the first display area and the display of the second display area can be controlled through the same power chip. Because the luminousness of first display area is greater than the luminousness of second display area, then can set up the photosensitive device in first display area below, realize the full-face screen display of display substrates under the prerequisite of guaranteeing that the photosensitive device normally works.
In one embodiment, the display substrate 100 is further provided with a first connecting line 15 and a second connecting line 24. The display substrate 100 is provided with a plurality of first power lines 13, the plurality of first power lines 13 are electrically connected to the first connecting lines 15, and the first connecting lines 15 are electrically connected to the first test connection portions 17. By providing the first connection line 15, the plurality of first power lines 13 are electrically connected to the first side connection portion 17.
The display substrate 100 is provided with a plurality of second power lines 23, the plurality of second power lines 23 are electrically connected to the second connection lines 24, and the second connection lines 24 are electrically connected to the second test connection portion 18. By providing the second connection line 24, electrical connection of the plurality of second power lines 23 to the second test connection 18 is facilitated.
In one embodiment, the display substrate 100 is further provided with a third connection line 42. The first test connection portion 17 and the second test connection portion 18 are respectively connected to a third connection line 42, and the third connection line 42 is electrically connected to the power chip 30.
In one embodiment, at least one of the first power lines 13 includes a first segment 131 located in the first display area 10 and a second segment 132 located in the second display area 20. The first sub-pixel 11 includes a first pixel electrode 111, and the second sub-pixel 21 includes a second pixel electrode 211.
In one embodiment, the second segment 132 is located at the same layer as the second pixel electrode 211, and the material of the second segment 132 is the same as the material of the second pixel electrode 211. Thus, the second segment 132 and the second pixel electrode 211 can be formed in the same process step, which helps to simplify the manufacturing process.
In one embodiment, the second segment 132 is located at the same layer as the first pixel electrode 111, and the material of the second segment 132 is the same as the material of the first pixel electrode 111. Thus, the second segment 132 and the first pixel electrode 111 can be formed in the same process step, which helps to simplify the manufacturing process.
In one embodiment, the first segment 131 is located below the first pixel electrode 111. Thus, the arrangement of the first segment 131 does not affect the arrangement and size of the first pixel electrode 111, and the size of the first pixel electrode 111 can be set larger, which is beneficial to increasing the effective light-emitting area of the first display region 10.
In one embodiment, the second power line 23 is located under the second pixel electrode 211. Thus, the arrangement and size of the second pixel electrode 211 are not affected by the arrangement of the second power line 23, and the size of the second pixel electrode 211 can be set to be larger, which is beneficial to increasing the effective light-emitting area of the second display area 20.
In one embodiment, the first connecting line 15 and the second section 132 are located on the same layer, and the material of the first connecting line 15 is the same as the material of the second section 132. In this way, the first connecting line 15 and the second segment 132 can be formed in the same process step, which helps to simplify the manufacturing process.
In one embodiment, the second connection line 24 and the second power line 23 are located on the same layer, and the material of the second connection line 24 is the same as that of the second power line 23. Thus, the second connection line 24 and the second power line 23 can be formed in the same process step, which helps to simplify the manufacturing process.
For the embodiment of the display substrate, since it basically corresponds to the embodiment of the preparation method of the display substrate, the description of the relevant details and beneficial effects may refer to the partial description of the embodiment of the preparation method, and will not be repeated.
The embodiment of the application also provides a display panel, which comprises the display substrate and the packaging structure in any embodiment.
The package structure includes a polarizer, and the polarizer covers the second display region 20 and does not cover the first display region 10, or the polarizer covers the first display region 10 and the second display region 20. The polaroid can dissipate the reflected light on the surface of the display panel, and the use experience of a user is improved. When the first display region 10 is not provided with a polarizer, the light transmittance of the first display region 10 can be improved, and the normal operation of the optical device arranged below the first display region 10 is ensured.
In one embodiment, the first display area 10 is at least partially surrounded by the second display area 20. The first display area 10 is partially surrounded by the second display area 20 as shown in fig. 1, and in other embodiments, the first display area 10 may be completely surrounded by the second display area 20.
In one embodiment, the package structure may further include an encapsulation layer, a glass cover plate, a touch layer, and the like. The encapsulation layer may be a thin film encapsulation layer or a glass frit encapsulation layer.
The embodiment of the application also provides a display device which comprises a shell and the display panel. Referring to fig. 7, the case 200 has a device region 210, and a display panel is covered on the case 200. Wherein the device region 210 is located below the first display region 10, and an electronic element 230 is disposed in the device region 210.
The electronic component 230 may include an earpiece, an optical device, a distance sensor, etc., wherein the optical device includes at least one of a front-facing camera, an infrared sensor, an infrared lens, a flood sensing component, an ambient light sensor, and a dot matrix projector.
The device area of the housing may be a slotted area, and the first display area of the display panel may be disposed corresponding to the slotted area, so that the optical device can emit or collect light through the first display area 10.
The display device can be a digital device such as a mobile phone, a tablet, a palm computer, an ipod and the like.
It is noted that in the drawings, the sizes of layers and regions may be exaggerated for clarity of illustration. Also, it will be understood that when an element or layer is referred to as being "on" another element or layer, it can be directly on the other element or layer or intervening layers may also be present. In addition, it will be understood that when an element or layer is referred to as being "under" another element or layer, it can be directly under the other element or intervening layers or elements may also be present. In addition, it will also be understood that when a layer or element is referred to as being "between" two layers or elements, it can be the only layer between the two layers or elements, or more than one intermediate layer or element may also be present. Like reference numerals refer to like elements throughout.
In the present invention, the terms "first" and "second" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance. The term "plurality" means two or more unless expressly limited otherwise.
Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the disclosure disclosed herein. This invention is intended to cover any variations, uses, or adaptations of the invention following, in general, the principles of the invention and including such departures from the present disclosure as come within known or customary practice within the art to which the invention pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.
It will be understood that the invention is not limited to the precise arrangements described above and shown in the drawings and that various modifications and changes may be made without departing from the scope thereof. The scope of the invention is limited only by the appended claims.

Claims (10)

1. A preparation method of a display substrate is characterized by comprising the following steps:
preparing an array substrate, wherein the array substrate comprises a first display area and a second display area, and the light transmittance of the first display area is greater than that of the second display area; the array substrate is provided with a plurality of first sub-pixels, a plurality of second sub-pixels, a first pixel circuit for driving the first sub-pixels, a second pixel circuit for driving the second sub-pixels, a first power line electrically connected with the first pixel circuit, a second power line electrically connected with the second pixel circuit, a first test connecting part and a second test connecting part; the first power line is connected to the first test connection part, and the second power line is connected to the second test connection part;
providing a first power supply signal to the first power supply line through the first test connection part so as to test the first sub-pixel; providing a second power supply signal to the second power supply line through the second test connection part so as to test the second sub-pixel, wherein the first power supply signal is different from the second power supply signal;
and after the test is finished, connecting the first test connecting part and the second test connecting part to the same power supply chip.
2. The method for manufacturing a display substrate according to claim 1, wherein the display substrate is further provided with a first connecting line and a second connecting line;
the display substrate is provided with a plurality of first power lines which are electrically connected with the first connecting lines, and the first connecting lines are electrically connected with the first test connecting parts;
the display substrate is provided with a plurality of second power lines which are electrically connected with the second connecting lines, and the second connecting lines are electrically connected with the second test connecting parts;
preferably, the display substrate is further provided with a third connection line, and the first test connection portion is electrically connected to the second test connection portion and connected to the power supply chip, including:
and connecting the first test connecting part and the second test connecting part to a third connecting wire, and electrically connecting the third connecting wire with the power supply chip.
3. The method of claim 2, wherein at least one of the first power lines comprises a first segment in the first display area and a second segment in the second display area; the first sub-pixel comprises a first pixel electrode, and the second sub-pixel comprises a second pixel electrode;
preferably, the second segment and the second pixel electrode are formed in the same process step, or the second segment and the first pixel electrode are formed in the same process step;
preferably, the first segment is located below the first pixel electrode;
preferably, the second power line is located below the second pixel electrode.
4. The method of claim 2, wherein at least one of the first power lines comprises a first segment in the first display area and a second segment in the second display area; the first connecting line and the second section are formed in the same process step; and/or the second connecting line and the second power line are formed in the same process step.
5. The display substrate is characterized by comprising a first display area and a second display area, wherein the light transmittance of the first display area is greater than that of the second display area;
the display substrate is provided with a plurality of first sub-pixels, a plurality of second sub-pixels, a first pixel circuit for driving the first sub-pixels, a second pixel circuit for driving the second sub-pixels, a first power line electrically connected with the first pixel circuit, a second power line electrically connected with the second pixel circuit, a first test connecting part, a second test connecting part and a power chip; the first power line is connected to the first test connection part, and the second power line is connected to the second test connection part; the first test connecting part is electrically connected with the second test connecting part and is connected to the power supply chip; the first test connection is configured to provide a first power supply signal to the first power supply line and the second test connection is configured to provide a second power supply signal to the second power supply line before the first test connection and the second test connection are electrically connected, the first power supply signal being different from the second power supply line signal.
6. The display substrate according to claim 5, wherein the display substrate is further provided with a first connecting line and a second connecting line;
the display substrate is provided with a plurality of first power lines which are electrically connected with the first connecting lines, and the first connecting lines are electrically connected with the first test connecting parts;
the display substrate is provided with a plurality of second power lines which are electrically connected with the second connecting lines, and the second connecting lines are electrically connected with the second test connecting parts;
preferably, the display substrate is further provided with a third connecting line, the first test connecting portion and the second test connecting portion are respectively connected to the third connecting line, and the third connecting line is electrically connected to the power chip.
7. The display substrate according to claim 6, wherein at least one of the first power lines comprises a first segment in the first display area and a second segment in the second display area; the first sub-pixel comprises a first pixel electrode, and the second sub-pixel comprises a second pixel electrode;
preferably, the second segment and the second pixel electrode are located in the same layer, and the material of the second segment is the same as that of the second pixel electrode;
preferably, the second segment is located in the same layer as the first pixel electrode, and the material of the second segment is the same as that of the first pixel electrode;
preferably, the first segment is located below the first pixel electrode;
preferably, the second power line is located below the second pixel electrode.
8. The display substrate according to claim 6, wherein at least one of the first power lines comprises a first segment in the first display area and a second segment in the second display area; the first connecting line and the second section are positioned on the same layer, and the material of the first connecting line is the same as that of the second section; and/or the second connecting line and the second power line are positioned in the same layer, and the material of the second connecting line is the same as that of the second power line.
9. A display panel, comprising the display substrate and the package structure of any one of claims 5 to 8;
the packaging structure comprises a polaroid, wherein the polaroid covers the second display area and does not cover the first display area, or the polaroid covers the first display area and the second display area.
10. A display device, comprising:
a housing having a device region;
the display panel of claim 9, overlaid on the housing;
wherein the device region is located below the first display region, and an electronic element is disposed in the device region.
CN201911203784.7A 2019-11-29 2019-11-29 Preparation method of display substrate, display panel and display device Active CN110853565B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911203784.7A CN110853565B (en) 2019-11-29 2019-11-29 Preparation method of display substrate, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911203784.7A CN110853565B (en) 2019-11-29 2019-11-29 Preparation method of display substrate, display panel and display device

Publications (2)

Publication Number Publication Date
CN110853565A true CN110853565A (en) 2020-02-28
CN110853565B CN110853565B (en) 2022-10-04

Family

ID=69606509

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911203784.7A Active CN110853565B (en) 2019-11-29 2019-11-29 Preparation method of display substrate, display panel and display device

Country Status (1)

Country Link
CN (1) CN110853565B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113299722A (en) * 2021-05-31 2021-08-24 福州京东方显示技术有限公司 Display panel
CN113327529A (en) * 2021-05-26 2021-08-31 京东方科技集团股份有限公司 Display panel, pixel detection method and display device

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200937069A (en) * 2008-02-25 2009-09-01 Chunghwa Picture Tubes Ltd Active device array substrate and liquid crystal display panel
TW201017603A (en) * 2008-10-17 2010-05-01 Prime View Int Co Ltd Flat display panel and active device array substrate and light-on testing method thereof
CN101726877A (en) * 2008-10-23 2010-06-09 元太科技工业股份有限公司 Planar display panel, active element array substrate and lighting test method thereof
CN102831852A (en) * 2012-09-12 2012-12-19 深圳市华星光电技术有限公司 TFT-LCD (thin film transistor-liquid crystal display) array substrate and test method of TFT-LCD array substrate
CN105047141A (en) * 2015-08-17 2015-11-11 青岛海信电器股份有限公司 Split screen detection method and apparatus of multi-divided-zone dynamic backlight, and liquid crystal television set
CN105590572A (en) * 2015-12-21 2016-05-18 上海中航光电子有限公司 Display device and display-testing method
CN107068027A (en) * 2017-05-27 2017-08-18 深圳市华星光电技术有限公司 Liquid crystal display panel, liquid crystal display panel detecting system and method
CN107589612A (en) * 2017-10-24 2018-01-16 惠科股份有限公司 A kind of array base palte and display panel
CN108615503A (en) * 2018-05-02 2018-10-02 上海天马有机发光显示技术有限公司 a kind of OLED display panel and control method
CN109037298A (en) * 2018-08-15 2018-12-18 武汉天马微电子有限公司 A kind of organic light emitting display panel and organic light-emitting display device

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200937069A (en) * 2008-02-25 2009-09-01 Chunghwa Picture Tubes Ltd Active device array substrate and liquid crystal display panel
TW201017603A (en) * 2008-10-17 2010-05-01 Prime View Int Co Ltd Flat display panel and active device array substrate and light-on testing method thereof
CN101726877A (en) * 2008-10-23 2010-06-09 元太科技工业股份有限公司 Planar display panel, active element array substrate and lighting test method thereof
CN102831852A (en) * 2012-09-12 2012-12-19 深圳市华星光电技术有限公司 TFT-LCD (thin film transistor-liquid crystal display) array substrate and test method of TFT-LCD array substrate
CN105047141A (en) * 2015-08-17 2015-11-11 青岛海信电器股份有限公司 Split screen detection method and apparatus of multi-divided-zone dynamic backlight, and liquid crystal television set
CN105590572A (en) * 2015-12-21 2016-05-18 上海中航光电子有限公司 Display device and display-testing method
CN107068027A (en) * 2017-05-27 2017-08-18 深圳市华星光电技术有限公司 Liquid crystal display panel, liquid crystal display panel detecting system and method
CN107589612A (en) * 2017-10-24 2018-01-16 惠科股份有限公司 A kind of array base palte and display panel
CN108615503A (en) * 2018-05-02 2018-10-02 上海天马有机发光显示技术有限公司 a kind of OLED display panel and control method
CN109037298A (en) * 2018-08-15 2018-12-18 武汉天马微电子有限公司 A kind of organic light emitting display panel and organic light-emitting display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113327529A (en) * 2021-05-26 2021-08-31 京东方科技集团股份有限公司 Display panel, pixel detection method and display device
CN113327529B (en) * 2021-05-26 2023-11-28 京东方科技集团股份有限公司 Display panel, pixel detection method and display device
CN113299722A (en) * 2021-05-31 2021-08-24 福州京东方显示技术有限公司 Display panel

Also Published As

Publication number Publication date
CN110853565B (en) 2022-10-04

Similar Documents

Publication Publication Date Title
US11968873B2 (en) Display substrate and display device
US9110320B2 (en) Display with bent inactive edge regions
CN111025793A (en) Display panel and display device
CN112201683B (en) Display panel and display device
CN110767681B (en) Display screen and display terminal
CN210955904U (en) Display substrate, display panel and display device
CN111580695B (en) Display panel, manufacturing method thereof and display device
CN111708195A (en) Display panel and electronic device
US20190346943A1 (en) Input sensing unit and electronic device including the same
US11626467B2 (en) Display panel and display device having the same
CN110853565B (en) Preparation method of display substrate, display panel and display device
KR20120000210A (en) Liquid crystal display panel with embedded camera module and method for manufacturing the same
CN109448617A (en) Display panel and display device
US11983345B2 (en) Electronic apparatus and method of driving the same
US9626014B2 (en) Touch display panel and manufacturing method thereof
CN210516728U (en) Display substrate, display panel and display device
CN110767685B (en) Display screen and display terminal
CN110112160B (en) Array substrate, preparation method thereof and display device
US20230297195A1 (en) Touch sensor layer, touch screen, and display apparatus
CN114203785B (en) OLED display panel
CN110865476A (en) Terminal
US20230352497A1 (en) Methods of Forming Bent Display Panels
CN220326164U (en) Display device
US11281321B2 (en) Display device
CN220290813U (en) Display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant