CN110632498A - Test method and system - Google Patents
Test method and system Download PDFInfo
- Publication number
- CN110632498A CN110632498A CN201910887463.7A CN201910887463A CN110632498A CN 110632498 A CN110632498 A CN 110632498A CN 201910887463 A CN201910887463 A CN 201910887463A CN 110632498 A CN110632498 A CN 110632498A
- Authority
- CN
- China
- Prior art keywords
- gpio interface
- signal
- output signal
- test result
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The application relates to a test method and a test system, which are used for testing a plurality of GPIO interfaces of an M2M communication module, wherein the method comprises the following steps: when the M2M communication module is in a test mode, controlling a first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling a second GPIO interface of each pair of GPIO interface groups as a corresponding output port to obtain a first output signal; controlling the second GPIO interface of each pair of GPIO interface groups to be an input port and inputting a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to be a corresponding output port to obtain a second output signal; and acquiring a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal. According to the test method, when the M2M communication module is in the test mode, each GPIO interface is detected as the input port and the output port, computer resources and DAQ resources are not required to be relied on, and the accuracy of the test result is improved.
Description
Technical Field
The present application relates to the field of integrated chip technologies, and in particular, to a test method and system.
Background
M2M (Module To Module) refers To a mounting form, i.e. the communication Module is mounted on a large PCB, and the production test of the M2M communication Module is always a time-consuming and resource-consuming problem.
The currently commonly used test method is to connect a Data Acquisition (DAQ) card with a computer to test a module, mainly relying on computer resources and DAQ resources, and meanwhile, when an IO port of an M2M communication module is in a semi-damaged state, mistesting is likely to occur.
Disclosure of Invention
In view of the above, it is necessary to provide a testing method and system for solving the problem that the testing method depends on computer resources and DAQ resources and is prone to error detection.
A method of testing a plurality of general purpose input output, GPIO, interfaces of an M2M communication module, the plurality of GPIO interfaces including at least a plurality of pairs of GPIO interface groups, the GPIO interface groups including a first GPIO interface and a second GPIO interface, the method comprising:
when the M2M communication module is in a test mode, controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to acquire a first output signal output by the second GPIO interface;
controlling the second GPIO interface of each pair of GPIO interface groups to serve as an input port and input a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to serve as a corresponding output port to acquire a second output signal output by the first GPIO interface;
and acquiring a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal.
In one embodiment, the obtaining a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal includes:
obtaining a first test result of the M2M communication module according to the first input signal and the first output signal, the first test result including: qualified or unqualified;
obtaining a second test result of the M2M communication module according to the second input signal and the second output signal, where the second test result includes: qualified or unqualified;
and determining a target detection result of the M2M communication module according to the first test result and the second test result.
In one embodiment, the determining the target detection result of the M2M communication module according to the first test result and the second test result includes:
when the first test result is qualified and the second test result is qualified, the target detection result of the M2M communication module is qualified;
when the first test result is not qualified or the second test result is not qualified, the target detection result of the M2M communication module is not qualified.
In one embodiment, the controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to obtain a first output signal output by the second GPIO interface comprises:
inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface;
and inputting a low-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface.
In one embodiment, the first input signal comprises: a high level signal and a low level signal;
inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface; inputting a low level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface; the detecting data includes:
detecting data 1, wherein when the first input signal is a high level signal, the first output signal is a high level signal;
detecting data 2, wherein when the first input signal is a high level signal, the first output signal is a low level signal;
detecting data 3, wherein when the first input signal is a low level signal, the first output signal is a high level signal;
detecting data 4, wherein when the first input signal is a low level signal, the first output signal is a low level signal;
the obtaining a first test result of the M2M communication module according to the first input signal and the first output signal includes:
when the detection data comprise the detection data 1 and the detection data 4, the first test result is qualified;
when the detection data comprises the detection data 2 or the detection data 3, the first test result is unqualified.
In one embodiment, the controlling the second GPIO interface of each pair of GPIO interface groups to serve as an input port and to input a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to serve as a corresponding output port to obtain a second output signal output by the first GPIO interface comprises:
inputting a high-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface;
and inputting a low-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface.
In one embodiment, the high-level signal is input through the second GPIO interface, and the second output signal of the first GPIO interface is detected; inputting a low level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface; the detecting data includes:
detecting data 5, wherein when the second input signal is a high level signal, the second output signal is a high level signal;
detecting data 6, wherein when the second input signal is a high level signal, the second output signal is a low level signal;
detecting data 7, wherein when the second input signal is a low level signal, the second output signal is a high level signal;
detecting data 8, wherein when the second input signal is a low level signal, the second output signal is a low level signal;
the obtaining a second test result of the M2M communication module according to the second input signal and the second output signal includes:
when the detection data comprises the detection data 5 and the detection data 8, the second test result is qualified;
when the detection data includes the detection data 6 or the detection data 7, the second test result is a fail.
In one embodiment, the method further comprises: acquiring state data of a GPIO interface by using a mode identification circuit, and acquiring an operation mode of the communication module, wherein the operation mode comprises the following steps: an operating mode and the test mode.
A computer-readable storage medium, on which a computer program is stored which, when being executed by a processor, carries out the steps of the testing method as described.
A test system comprising a memory and a processor, the memory having stored therein a computer program which, when executed by the processor, causes the processor to carry out the steps of the test method as described.
The testing method and system are used for testing a plurality of General Purpose Input and Output (GPIO) interfaces of an M2M communication module, the plurality of GPIO interfaces at least comprise a plurality of GPIO interface groups which are arranged in pairs, and each GPIO interface group comprises a first GPIO interface and a second GPIO interface, and the method comprises the following steps: when the M2M communication module is in a test mode, controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to acquire a first output signal output by the second GPIO interface; controlling the second GPIO interface of each pair of GPIO interface groups to serve as an input port and input a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to serve as a corresponding output port to acquire a second output signal output by the first GPIO interface; and acquiring a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal. According to the testing method, when the M2M communication module is in a testing mode, each GPIO interface of the M2M communication module is detected as an input port and an output port by acquiring the first input signal, the first output signal, the second input signal and the second output signal. The testing method does not need to rely on computer resources and DAQ resources, improves the accuracy of the testing result, reduces the false detection probability and improves the testing quality.
Drawings
Fig. 1 is a schematic structural diagram of an M2M communication module according to an embodiment of the present application;
FIG. 2 is a flow chart of a testing method in one embodiment of the present application;
FIG. 3 is a flowchart of steps performed in one embodiment of the present application to obtain target test results for the M2M communication module based on the first input signal, the first output signal, the second input signal, and the second output signal;
fig. 4 is a flowchart of a step of determining a target detection result of the M2M communication module according to the first test result and the second test result in an embodiment of the present application;
FIG. 5 is a diagram illustrating an internal structure of the test system according to an embodiment.
Detailed Description
In order to make the aforementioned objects, features and advantages of the present application more comprehensible, embodiments accompanying the present application are described in detail below with reference to the accompanying drawings. In the following description, numerous specific details are set forth to provide a thorough understanding of the present application, and in the accompanying drawings, preferred embodiments of the present application are set forth. This application may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete. This application is capable of embodiments in many different forms than those described herein and those skilled in the art will be able to make similar modifications without departing from the spirit of the application and it is therefore not intended to be limited to the specific embodiments disclosed below.
Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include at least one such feature. In the description of the present application, "plurality" means at least two, e.g., two, three, etc., unless specifically limited otherwise.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the application. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
The test method in the embodiment of the application is applied to testing the M2M communication module. M2M (Module To Module) refers To a form of mounting, and M2M communication Module refers To a mounting type communication Module, which is mounted on a Printed Circuit Board (PCB). The M2M communication module in this embodiment may be a cellular communication module, a WiFi module, an LTE module, an NB-IoT module, an LoRa module, etc. As shown in fig. 1, the M2M communication module includes a plurality of General-purpose input/output (GPIO) interfaces, and the number of the GPIO interfaces is at least two. The GPIO interface PIN can be freely used by a user under the control of a program, and the PIN PIN can be used as General Purpose Input (GPI) or General Purpose Output (GPO) or General Purpose Input and Output (GPIO). In embedded systems, external devices or circuits are often controlled using GPIO interfaces, which may also provide input signals to the CPU. The plurality of GPIO interfaces of the M2M communication module includes at least a plurality of pairs of GPIO interface groups, each GPIO interface group including a first GPIO interface and a second GPIO interface. It should be noted that the number of GPIO interfaces of the M2M communication module may be an odd number, and when the number of GPIO interfaces is an odd number, the last GPIO interface is tested separately.
FIG. 2 is a flow diagram of a testing method in one embodiment. As shown in fig. 2, a testing method for testing multiple GPIO interfaces of an M2M communication module includes: step 202 to step 206.
Step 202, when the M2M communication module is in the test mode, controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to obtain a first output signal output by the second GPIO interface.
Specifically, when detecting that the M2M communication module is in the test mode, controlling a first GPIO interface of each pair of GPIO interface groups to serve as an input port and a second GPIO interface to serve as a corresponding output port. And inputting a first input signal at the first GPIO interface, correspondingly acquiring a first output signal output by the second GPIO interface, and recording the first input signal and the corresponding first output signal. In addition, when the number of GPIO interfaces of the M2M communication module may be an odd number, the input function of the last GPIO interface is separately tested, the last GPIO interface is used as an input port to input a first input signal, a second GPIO interface is selected from any GPIO interface group as an output port corresponding to the last GPIO interface, and a first output signal is correspondingly obtained.
And step 204, controlling the second GPIO interface of each pair of GPIO interface groups to serve as an input port and to input a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to serve as a corresponding output port to obtain a second output signal output by the first GPIO interface.
Specifically, when detecting that the M2M communication module is in the test mode, controlling a second GPIO interface of each pair of GPIO interface groups as an input port and a first GPIO interface as a corresponding output port, inputting a second input signal at the second GPIO interface, correspondingly acquiring a second output signal output by the first GPIO interface, and recording the second input signal and the corresponding second output signal. In addition, when the number of the GPIO interfaces of the M2M communication module may be an odd number, the output function of the last GPIO interface is tested separately, one first GPIO interface is selected from any GPIO interface group as the input port corresponding to the last GPIO interface to input the second input signal, and the last GPIO interface is used as the output port to output the second input signal.
And step 206, acquiring a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal.
Specifically, a first input signal input by a first GPIO interface in each pair of GPIO interface groups and a first output signal output by a corresponding second GPIO interface are obtained, a second input signal input by a second GPIO interface in each pair of GPIO interface groups and a second output signal output by a corresponding first GPIO interface are obtained, and a target test result of the M2M communication module is determined according to the first input signal, the first output signal, the second input signal, and the second output signal corresponding to each pair of GPIO interface groups. The target test result of the M2M communication module refers to whether the multiple GPIO interfaces of the M2M communication module pass the test. For example, when the magnitude relationship between the first input signal and the first output signal corresponding to each pair of GPIO interface groups satisfies a first preset condition, and the magnitude relationship between the second input signal and the second output signal corresponding to each pair of GPIO interface groups satisfies a second preset condition, the multiple GPIO interfaces of the M2M communication module are identified to pass the test. On the contrary, when the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups does not satisfy the first preset condition, or the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups does not satisfy the second preset condition, the multiple GPIO interfaces of the M2M communication module are identified as failing to be tested. The first preset condition refers to that the difference value between the first input signal and the first output signal is smaller than a first threshold, the second preset condition refers to that the difference value between the second input signal and the second output signal is smaller than a second threshold, the first threshold and the second threshold can be set by engineers according to actual requirements, and the first threshold and the second threshold can be equal.
In one embodiment, the step of obtaining the target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal includes: step 302 to step 306.
Specifically, the first test result identifies whether the magnitude relationship between the first input signal and the first output signal corresponding to each pair of GPIO interface groups satisfies a first preset condition. And when the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups meets a first preset condition, the first test result is qualified. And when the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups does not meet a first preset condition, the first test result is unqualified. The first preset condition means that the difference between the first input signal and the first output signal is smaller than a first threshold, and the first threshold can be set by an engineer according to actual requirements.
Specifically, the second test result identifies whether the magnitude relationship between the second input signal and the second output signal corresponding to each pair of GPIO interface groups satisfies a second preset condition. And when the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups meets a second preset condition, the second test result is qualified. And when the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups does not meet a second preset condition, the second test result is unqualified. The second preset condition refers to that the difference value between the second input signal and the second output signal is smaller than a second threshold, and the second threshold can be set by an engineer according to actual requirements.
And step 306, determining a target detection result of the M2M communication module according to the first test result and the second test result.
Specifically, the first test result identifies whether the magnitude relationship between the first input signal and the first output signal corresponding to each pair of GPIO interface groups satisfies a first preset condition. And the second test result identifies whether the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups meets a second preset condition. And determining a target detection result of the M2M communication module according to the first test result and the second test result. The target test result of the M2M communication module refers to whether the multiple GPIO interfaces of the M2M communication module pass the test. When the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups meets a first preset condition and the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups meets a second preset condition, identifying that the plurality of GPIO interfaces of the M2M communication module pass the test. On the contrary, when the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups does not satisfy the first preset condition, or the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups does not satisfy the second preset condition, the multiple GPIO interfaces of the M2M communication module are identified as failing to be tested.
In one embodiment, the step of determining the target detection result of the M2M communication module according to the first test result and the second test result comprises: step 402 to step 404.
Specifically, when the magnitude relation between the first input signal and the first output signal corresponding to each pair of GPIO interface groups satisfies a first preset condition, the first test result is passed. And when the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups meets a second preset condition, the second test result is qualified. And when the first test result is qualified and the second test result is qualified, the target detection result of the M2M communication module is qualified, and the plurality of GPIO interfaces of the M2M communication module are identified to pass the test.
And step 404, when the first test result is unqualified or the second test result is unqualified, the target detection result of the M2M communication module is unqualified.
Specifically, when the magnitude relationship between the first input signal and the first output signal corresponding to each pair of GPIO interface groups does not satisfy the first preset condition, the first test result is a fail. And when the magnitude relation between the second input signal and the second output signal corresponding to each pair of GPIO interface groups does not meet a second preset condition, the second test result is unqualified. And when the first test result is unqualified or the second test result is unqualified, the target detection result of the M2M communication module is unqualified, and the plurality of GPIO interfaces of the M2M communication module are identified to fail the test.
In one embodiment, controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to obtain a first output signal output by the second GPIO interface comprises: and inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface. And inputting a low level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface.
Specifically, when a first GPIO interface of each pair of GPIO interface groups is used as an input port, a high level signal and a low level signal are input, respectively, and when the first GPIO interface inputs the high level signal, whether a first output signal output by a second GPIO interface is at a high level is detected. When the first GPIO interface inputs a low level signal, whether a first output signal output by the second GPIO interface is low level is detected. Wherein, the low level is generally defined to be 0-0.25V, and the high level is generally defined to be 3.5-5V. Other division modes exist for high and low levels, such as 3-5V and 2-5V. And is not limited herein. The high level is determined according to actual conditions, for example, the voltage of a battery in the mobile equipment is reduced along with the use time, if the high level is determined to be 3.5V at the lowest, the use time of the equipment can be greatly reduced, and the high level voltage is determined to be a little lower, and the minimum is about 1.7V.
In one embodiment, the first input signal comprises: a high level signal and a low level signal. And inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface. And inputting a low level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface. The detecting data includes:
and 1, detecting data, wherein when the first input signal is a high level signal, the first output signal is a high level signal.
And 2, detecting data, wherein when the first input signal is a high level signal, the first output signal is a low level signal.
And 3, detecting data, wherein when the first input signal is a low level signal, the first output signal is a high level signal.
And 4, detecting data, wherein when the first input signal is a low level signal, the first output signal is a low level signal.
Obtaining a first test result of the M2M communication module according to the first input signal and the first output signal, including:
when the test data includes test data 1 and test data 4, the first test result is passed.
When the detection data includes detection data 2 or detection data 3, the first test result is a fail.
Specifically, when a first GPIO interface of each pair of GPIO interface groups is used as an input port, a high level signal and a low level signal are input, respectively, and when the first GPIO interface inputs the high level signal, whether a first output signal output by a second GPIO interface is at a high level is detected. The detection result is as follows: the detection data 1 is that the first output signal is a high level signal when the first input signal is a high level signal, or the detection data 2 is that the first output signal is a low level signal when the first input signal is a high level signal. When the first GPIO interface inputs a low level signal, whether a first output signal output by the second GPIO interface is low level is detected. The detection result is as follows: the detection data 3 is that the first output signal is a high level signal when the first input signal is a low level signal, or the detection data 4 is that the first output signal is a low level signal when the first input signal is a low level signal. And when the detection data comprise detection data 1 and detection data 4, identifying that the first test result is qualified. When the detection data are detection data 2 and detection data 3, identifying that the first test result is unqualified; when the detection data are detection data 2 and detection data 4, identifying that the first test result is unqualified; and when the detection data are detection data 1 and detection data 3, identifying the first test result as unqualified.
In one embodiment, controlling the second GPIO interface of each pair of GPIO interface groups as an input port and inputting a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups as a corresponding output port to obtain a second output signal output by the first GPIO interface comprises: and inputting a high-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface. And inputting a low level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface.
Specifically, when the second GPIO interface of each pair of GPIO interface groups is used as an input port, a high level signal and a low level signal are input, respectively, and when the second GPIO interface inputs a high level signal, whether a second output signal output by the first GPIO interface is at a high level is detected. And when the second GPIO interface inputs a low-level signal, detecting whether a second output signal output by the first GPIO interface is at a low level. Wherein, the low level is generally defined to be 0-0.25V, and the high level is generally defined to be 3.5-5V. Other division modes exist for high and low levels, such as 3-5V and 2-5V. And is not limited herein. The high level is determined according to actual conditions, for example, the voltage of a battery in the mobile equipment is reduced along with the use time, if the high level is determined to be 3.5V at the lowest, the use time of the equipment can be greatly reduced, and the high level voltage is determined to be a little lower, and the minimum is about 1.7V.
In one embodiment, a high level signal is input through the second GPIO interface, and a second output signal of the first GPIO interface is detected. And inputting a low level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface. The detecting data includes:
and 5, detecting data, wherein when the second input signal is a high level signal, the second output signal is a high level signal.
And detecting data 6. when the second input signal is a high level signal, the second output signal is a low level signal.
And detecting data 7. when the second input signal is a low level signal, the second output signal is a high level signal.
And detecting data 8. when the second input signal is a low level signal, the second output signal is a low level signal.
Obtaining a second test result of the M2M communication module according to the second input signal and the second output signal, including:
when the test data includes test data 5 and test data 8, the second test result is passed.
When the test data includes test data 6 or test data 7, the second test result is a fail.
Specifically, when the second GPIO interface of each pair of GPIO interface groups is used as an input port, a high level signal and a low level signal are input, respectively, and when the second GPIO interface inputs a high level signal, whether a second output signal output by the first GPIO interface is at a high level is detected. The detection result is as follows: detecting data 5, when the second input signal is a high level signal, the second output signal is a high level signal; or, the detection data 6 is that when the second input signal is a high level signal, the second output signal is a low level signal. And when the second GPIO interface inputs a low-level signal, detecting whether a second output signal output by the first GPIO interface is at a low level. The detection result is as follows: detecting data 7, when the second input signal is a low level signal, the second output signal is a high level signal; or, the detection data 8 is that when the second input signal is a low level signal, the second output signal is a low level signal. And when the second GPIO interface of each pair of GPIO interface groups is used as an input port, the first GPIO interface is used as a corresponding output port, and when the detection data comprises detection data 5 and detection data 8, the second test result is identified to be qualified. When the detection data are detection data 5 and detection data 7, marking the second test result as unqualified; when the detection data are detection data 6 and detection data 7, marking the second test result as unqualified; and when the detection data are the detection data 6 and the detection data 8, identifying the second test result as unqualified.
In one embodiment, the testing method further comprises: acquiring state data of the GPIO interface by using a mode identification circuit, and acquiring an operation mode of the communication module, wherein the operation mode comprises the following steps: an operating mode and a test mode.
Specifically, one or more GPIO interfaces are preset as a state monitoring interface, and a mode identification circuit is used to detect state data of the GPIO interface and determine an operating mode of the M2M communication module. The operation mode comprises the following steps: an operating mode and a test mode. For example, the mode identification circuit may be a voltage detection circuit, and when it is detected that the levels of the GPIO interfaces as the state monitoring interfaces are all high levels, the operation mode of the M2M communication module is an operation mode, and when it is detected that the levels of the GPIO interfaces as the state monitoring interfaces are all low levels, the operation mode of the M2M communication module is a test mode. It should be noted that, the correspondence between the level state data of the state monitoring interface and the operation mode may be set by an engineer, for example, the state monitoring interface includes three GPIO interfaces, and when the levels of the three GPIO interfaces are high-point level, low level, and high level in sequence, the M2M communication module is in the working mode; when the levels of the three GPIO interfaces are low-point level, high level, and low level in sequence, the M2M communication module is in the test mode, and the correspondence between the level state data of the state monitoring interface and the operating mode may also be other, which is not described herein again.
In one embodiment, the testing method further comprises: and a current-limiting resistor is connected between the first GPIO interface and the second GPIO interface of each group of GPIO interface groups, and the current-limiting resistor is used for burning out the communication module by large current when the high and low levels of the first GPIO interface and the second GPIO interface are not matched.
The embodiment of the application also provides a computer readable storage medium. One or more non-transitory computer-readable storage media containing computer-executable instructions that, when executed by one or more processors, cause the processors to perform the steps of the testing method.
A computer program product containing instructions which, when run on a computer, cause the computer to perform a test method.
Any reference to memory, storage, database, or other medium used by embodiments of the present application may include non-volatile and/or volatile memory. Suitable non-volatile memory can include read-only memory (ROM), Programmable ROM (PROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM), which acts as external cache memory. By way of illustration and not limitation, RAM is available in a variety of forms, such as Static RAM (SRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), Enhanced SDRAM (ESDRAM), synchronous Link (Synchlink) DRAM (SLDRAM), Rambus Direct RAM (RDRAM), direct bus dynamic RAM (DRDRAM), and bus dynamic RAM (RDRAM).
FIG. 5 is a diagram illustrating an internal structure of the test system according to an embodiment. As shown in fig. 5, the test system includes a processor and a memory connected by a system bus. Wherein the processor is used for providing calculation and control capability and supporting the operation of the whole test system. The memory may include a non-volatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and a computer program. The computer program can be executed by a processor for implementing a testing method provided in the following embodiments. The internal memory provides a cached execution environment for the operating system computer programs in the non-volatile storage medium. The computer program may be run on a terminal or a server. The program modules constituted by the computer program may be stored on the memory of the terminal or the server. Which when executed by a processor, performs the steps of the method described in the embodiments of the present application.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features. It should be noted that "in one embodiment," "for example," "as another example," and the like, are intended to illustrate the application and are not intended to limit the application.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the claims. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (10)
1. A method for testing a plurality of general purpose input output, GPIO, interfaces of an M2M communication module, the plurality of GPIO interfaces including at least a plurality of pairs of GPIO interface groups, the GPIO interface groups including a first GPIO interface and a second GPIO interface, the method comprising:
when the M2M communication module is in a test mode, controlling the first GPIO interface of each pair of GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of GPIO interface groups as a corresponding output port to acquire a first output signal output by the second GPIO interface;
controlling the second GPIO interface of each pair of GPIO interface groups to serve as an input port and input a second input signal, and controlling the first GPIO interface of each pair of GPIO interface groups to serve as a corresponding output port to acquire a second output signal output by the first GPIO interface;
and acquiring a target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal and the second output signal.
2. The method of claim 1, wherein obtaining the target test result of the M2M communication module according to the first input signal, the first output signal, the second input signal, and the second output signal comprises:
obtaining a first test result of the M2M communication module according to the first input signal and the first output signal, the first test result including: qualified or unqualified;
obtaining a second test result of the M2M communication module according to the second input signal and the second output signal, where the second test result includes: qualified or unqualified;
and determining a target detection result of the M2M communication module according to the first test result and the second test result.
3. The method of claim 2, wherein said determining a target detection result of said M2M communication module according to said first test result and said second test result comprises:
when the first test result is qualified and the second test result is qualified, the target detection result of the M2M communication module is qualified;
when the first test result is not qualified or the second test result is not qualified, the target detection result of the M2M communication module is not qualified.
4. The method of claim 2, wherein the controlling the first GPIO interface of each pair of the GPIO interface groups as an input port and inputting a first input signal, and controlling the second GPIO interface of each pair of the GPIO interface groups as a corresponding output port to obtain a first output signal output by the second GPIO interface comprises:
inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface;
and inputting a low-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface.
5. The method of claim 4,
the first input signal comprises: a high level signal and a low level signal;
inputting a high-level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface; inputting a low level signal through the first GPIO interface, and detecting a first output signal of the second GPIO interface; the detecting data includes:
detecting data 1, wherein when the first input signal is a high level signal, the first output signal is a high level signal;
detecting data 2, wherein when the first input signal is a high level signal, the first output signal is a low level signal;
detecting data 3, wherein when the first input signal is a low level signal, the first output signal is a high level signal;
detecting data 4, wherein when the first input signal is a low level signal, the first output signal is a low level signal;
the obtaining a first test result of the M2M communication module according to the first input signal and the first output signal includes:
when the detection data comprise the detection data 1 and the detection data 4, the first test result is qualified;
when the detection data comprises the detection data 2 or the detection data 3, the first test result is unqualified.
6. The method of claim 2, wherein the controlling the second GPIO interfaces of each pair of the GPIO interface groups as input ports and inputting second input signals, and controlling the first GPIO interfaces of each pair of the GPIO interface groups as corresponding output ports to obtain second output signals output by the first GPIO interfaces comprises:
inputting a high-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface;
and inputting a low-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface.
7. The method of claim 6,
inputting a high-level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface; inputting a low level signal through the second GPIO interface, and detecting a second output signal of the first GPIO interface; the detecting data includes:
detecting data 5, wherein when the second input signal is a high level signal, the second output signal is a high level signal;
detecting data 6, wherein when the second input signal is a high level signal, the second output signal is a low level signal;
detecting data 7, wherein when the second input signal is a low level signal, the second output signal is a high level signal;
detecting data 8, wherein when the second input signal is a low level signal, the second output signal is a low level signal;
the obtaining a second test result of the M2M communication module according to the second input signal and the second output signal includes:
when the detection data comprises the detection data 5 and the detection data 8, the second test result is qualified;
when the detection data includes the detection data 6 or the detection data 7, the second test result is a fail.
8. The method of claim 1, further comprising:
acquiring state data of a GPIO interface by using a mode identification circuit, and acquiring an operation mode of the communication module, wherein the operation mode comprises the following steps: an operating mode and the test mode.
9. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 8.
10. A test system comprising a memory and a processor, wherein a computer program is stored in the memory, which computer program, when executed by the processor, causes the processor to carry out the steps of the test method according to any one of claims 1 to 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910887463.7A CN110632498A (en) | 2019-09-19 | 2019-09-19 | Test method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910887463.7A CN110632498A (en) | 2019-09-19 | 2019-09-19 | Test method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110632498A true CN110632498A (en) | 2019-12-31 |
Family
ID=68971944
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910887463.7A Pending CN110632498A (en) | 2019-09-19 | 2019-09-19 | Test method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110632498A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111077434A (en) * | 2020-01-02 | 2020-04-28 | 深圳市广和通无线股份有限公司 | M2M module testing method and device |
| CN111343557A (en) * | 2020-02-28 | 2020-06-26 | 西安广和通无线通信有限公司 | Audio signal testing method, device and equipment |
| CN113376508A (en) * | 2021-06-07 | 2021-09-10 | 展讯通信（上海）有限公司 | Circuit board testing method, device and equipment |
| CN113655503A (en) * | 2021-07-27 | 2021-11-16 | 西安广和通无线通信有限公司 | Method, device and system for testing positioning function and storage medium |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101080073A (en) * | 2007-06-22 | 2007-11-28 | 中兴通讯股份有限公司 | A between-module communication circuit and method of dual-mode communication terminal |
| CN101349726A (en) * | 2007-07-17 | 2009-01-21 | 大唐移动通信设备有限公司 | Method and apparatus for malfunction detection of general-purpose input/output interface |
| US7598726B1 (en) * | 2005-09-12 | 2009-10-06 | Virage Logic Corporation | Methods and apparatuses for test methodology of input-output circuits |
| CN202583376U (en) * | 2012-03-07 | 2012-12-05 | 东莞市翔丰电子科技实业有限公司 | I/O detection system of FPGA development board |
| CN102841273A (en) * | 2012-07-10 | 2012-12-26 | 深圳众为兴技术股份有限公司 | Method for testing input/output of equipment |
| CN103176094A (en) * | 2011-12-22 | 2013-06-26 | 希姆通信息技术（上海）有限公司 | Method for testing PIN of LCD (Liquid Crystal Display) interface of module |
| CN105911377A (en) * | 2016-04-12 | 2016-08-31 | 南京科远自动化集团股份有限公司 | Testing method for input/output ports |
| CN106970311A (en) * | 2016-01-14 | 2017-07-21 | 北京君正集成电路股份有限公司 | A kind of chip detecting method |
| CN108882270A (en) * | 2018-06-26 | 2018-11-23 | 新华三技术有限公司 | A kind of network equipment and device management method |
-
2019
- 2019-09-19 CN CN201910887463.7A patent/CN110632498A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7598726B1 (en) * | 2005-09-12 | 2009-10-06 | Virage Logic Corporation | Methods and apparatuses for test methodology of input-output circuits |
| CN101080073A (en) * | 2007-06-22 | 2007-11-28 | 中兴通讯股份有限公司 | A between-module communication circuit and method of dual-mode communication terminal |
| CN101349726A (en) * | 2007-07-17 | 2009-01-21 | 大唐移动通信设备有限公司 | Method and apparatus for malfunction detection of general-purpose input/output interface |
| CN103176094A (en) * | 2011-12-22 | 2013-06-26 | 希姆通信息技术（上海）有限公司 | Method for testing PIN of LCD (Liquid Crystal Display) interface of module |
| CN202583376U (en) * | 2012-03-07 | 2012-12-05 | 东莞市翔丰电子科技实业有限公司 | I/O detection system of FPGA development board |
| CN102841273A (en) * | 2012-07-10 | 2012-12-26 | 深圳众为兴技术股份有限公司 | Method for testing input/output of equipment |
| CN106970311A (en) * | 2016-01-14 | 2017-07-21 | 北京君正集成电路股份有限公司 | A kind of chip detecting method |
| CN105911377A (en) * | 2016-04-12 | 2016-08-31 | 南京科远自动化集团股份有限公司 | Testing method for input/output ports |
| CN108882270A (en) * | 2018-06-26 | 2018-11-23 | 新华三技术有限公司 | A kind of network equipment and device management method |
Non-Patent Citations (2)
| Title |
|---|
| 刘朝阳 等: "一种解决多个读写器电磁干扰的有效方法", 《单片机与嵌入式***应用》 * |
| 李朝青等: "《无线发送/接收IC芯片及其数据通信技术选编1》", 31 May 2003, 北京航空航天大学出版社 * |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111077434A (en) * | 2020-01-02 | 2020-04-28 | 深圳市广和通无线股份有限公司 | M2M module testing method and device |
| CN111343557A (en) * | 2020-02-28 | 2020-06-26 | 西安广和通无线通信有限公司 | Audio signal testing method, device and equipment |
| CN111343557B (en) * | 2020-02-28 | 2021-10-08 | 西安广和通无线通信有限公司 | Audio signal testing method, device and equipment |
| CN113376508A (en) * | 2021-06-07 | 2021-09-10 | 展讯通信（上海）有限公司 | Circuit board testing method, device and equipment |
| CN113655503A (en) * | 2021-07-27 | 2021-11-16 | 西安广和通无线通信有限公司 | Method, device and system for testing positioning function and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110632498A (en) | Test method and system | |
| CN109558282B (en) | PCIE link detection method, system, electronic equipment and storage medium | |
| EP3803823B1 (en) | Testing of a network of hazard warning devices | |
| CN110611531B (en) | Optical module fault diagnosis and early warning method, device and system | |
| CN103605591A (en) | Method and device for controlling memory initialization of terminal system | |
| CN112240960B (en) | Test method, test device, computer equipment and storage medium | |
| EP4191905A1 (en) | Test method and device | |
| US20220345916A1 (en) | Method, apparatus, and non-transitory computer readable medium for testing terminals | |
| CN109143053B (en) | Temperature compensation calibration method and terminal equipment | |
| CN113778055A (en) | TBOX detection method and detection system | |
| CN110568346A (en) | Aging test method and system for smart card | |
| CN111638439B (en) | Communication module testing method, device, computer equipment and storage medium | |
| CN112637888A (en) | Coverage hole area identification method, device, equipment and readable storage medium | |
| RU2430406C2 (en) | Automated system for diagnosing digital devices | |
| CN116521480A (en) | Power consumption reading precision test system, method, device, equipment and storage medium | |
| CN110377477B (en) | Electronic equipment, functional module, main board of electronic equipment and detection method | |
| CN114689940A (en) | Substrate impedance testing method, device, system, computer equipment and storage medium | |
| CN111429962A (en) | Method and device for periodically performing BIST test on memory, computer equipment and storage medium | |
| CN111144733A (en) | Platform identification method and device, metering automation terminal and readable storage medium | |
| CN114756417B (en) | Network loop line inspection method, device, equipment and medium of MOC card | |
| CN113408845B (en) | Processing method and device of production flow, computer equipment and storage medium | |
| CN117079703B (en) | Method and device for testing embedded memory of chip and electronic equipment | |
| CN111241560B (en) | Device detection control method and system, computer device, and computer storage medium | |
| CN114356061B (en) | Power failure detection method, device, system and detection equipment | |
| CN113779929A (en) | Electronic component inspection method, electronic component inspection device, computer device, and readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191231 |
|
| RJ01 | Rejection of invention patent application after publication |