CN110429927A - A kind of pulse position is any and the pulse generating unit of adjustable pulse width - Google Patents
A kind of pulse position is any and the pulse generating unit of adjustable pulse width Download PDFInfo
- Publication number
- CN110429927A CN110429927A CN201910778045.4A CN201910778045A CN110429927A CN 110429927 A CN110429927 A CN 110429927A CN 201910778045 A CN201910778045 A CN 201910778045A CN 110429927 A CN110429927 A CN 110429927A
- Authority
- CN
- China
- Prior art keywords
- pulse
- circuit
- delay
- width
- adjustable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/06—Shaping pulses by increasing duration; by decreasing duration by the use of delay lines or other analogue delay elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
Abstract
Any and adjustable pulse width pulse generating unit the invention discloses a kind of pulse position after sharpening pulse signal, is fanned out to two-way burst pulse by fan-out circuit, and as sharpening pulse；Then sharpening pulse relative time delay all the way is adjusted, then pulse is sharpened to two-way by pulse combination circuit and carries out pulse combination, realizes the pulse combination of adjustable pulse width；Delayed data is controlled delay circuit by delayed data storage circuit, to reach the control to the composite pulse time delay of adjustable pulse width, the arbitrary pulse signal of final output adjustable pulse width pulse position by the random address generated again by address control unit.
Description
Technical field
The invention belongs to signal processing technology fields, more specifically, are related to that a kind of pulse position is any and pulsewidth can
The pulse generating unit of tune.
Background technique
In nuclear power technology, the overall process precision monitor to nuclear reactor is the key that safety, high quality of production.Therefore,
It is related in the monitoring of reactor converting electric pulse for the state change monitored compared with multisensor.The time of origin of electric pulse,
Amplitude, pulse width carry whole monitoring informations, and pulse collection, analysis and processing equipment are after receiving these pulses, energy
It is enough quickly accurately to provide and analyze and determine the basic demand the result is that reactor surveillance.These equipment development and open
In hair, how to construct experimental situation, the signal that the analog sensor of high emulation issues is one of key technology, to guarantee height
The test and device authentication of effect.Due to the randomness of real reaction heap state time of origin, so that collection analysis equipment is for letter
Number full capture difficulty is in exponential increase.Just because of this, so that random pulses simulator, becomes and acquire equipment detection under line
With the critical component of Performance Evaluation.
With the rapid development of sensor technology, more and more states, information are converted into electric signal, for these
The research of feature diversification electric signal capture technique and the development of relevant device and performance detection demand also not to increase, also because
This make various characteristics signal imitation device using more and more extensive.Amplitude random pulses, position random pulses, width with
The random pulses technology of the characteristics such as machine pulse has gradually become an important content of sensor signal simulation key technology.
Random pulses synthetic technology is wherein digitized, due to its integrability, standardization, modular advantage, design requirement is more
Extensively.
But the factor as associated by the appearance of event in the real world and information and the severe degree of state change
Triggering moment (time of origin), pulse width, pulse power etc. very more, extremely complex, therefore that convert the electric pulse of output
Be also it is ever-changing and its diversified, i.e., by the randomness of real world by the wave character of electric pulse show come.
But conventional method use Technique of Arbitrary Waveform Synthesis or digit pulse synthetic technology method, composite pulse waveform one into
Cheng Zhongqi pulse width, amplitude, position be all know, it is consistent.Although by multi-pass trace-stacking may be implemented 2 or
The synthesis of multiple pulse positions, but composite pulse parameter remains as and knows property, it is difficult to and realizing has stochastic behaviour impulse waveform
Synthesis, the random pulses Waveform composition for the high emulation that pulse position changes at random especially within a pulse period.For pressing
Occur under pulse number rigid condition within the scope of the given time that statistical law obtains, the synthesis of Randomized Pulse Position is for passing
System technology is even more to be difficult to realize.The digit synthesis of position random pulses waveform have customization pulse number, pulse width is adjustable,
Change in location range is wide and customizable, different location pulse number is more than 1000 and is easy to the advantages that extending, in sensor electricity
It is widely used in pulse signal simulation.But due to being limited by device renewal speed, also lacking the pulse spacing at present is less than
100ns random site pulse synthesis device.
Summary of the invention
It is any and adjustable pulse width it is an object of the invention to overcome the deficiencies of the prior art and provide a kind of pulse position
Pulse generating unit provides adjustable pulse width, pulse position arbitrary pulse signal to be devices under.
For achieving the above object, a kind of pulse position of the present invention is any and the pulse generating unit of adjustable pulse width,
It is characterized in that, comprising:
Pulse narrowing circuit, for receiving the input pulse P of 50% duty ratioIN, and by input pulse PINIt sharpens into narrow
Pulse, to realize subsequent pulse-width regulated and pulse combination；
Fan-out circuit for receiving the burst pulse after sharpening, and is fanned out to the identical burst pulse of two-way, as sharpening
Pulse；
Pulse width modulation circuit is realized that the delay for sharpening pulse is adjustable, is generated for receiving the sharpening pulse all the way being fanned out to
With the adjustable pulse P of pulse relative time delay of delay compensating circuit outputfall；
Delay compensating circuit, for receive be fanned out to in addition sharpen pulse all the way, and the sharpening pulse received is carried out
Delay, the two-way pulse for exporting pulse width modulation circuit and delay compensating circuit does not generate relative time delay, and two-way pulse can be same
When reach pulse combination circuit, to export the pulse P of delay compensationrise；
Pulse combination circuit receives pulse PriseWith Pfall, with PriseRising edge of the position as composite pulse, delay can
The P of adjustmentfallFailing edge of the position as composite pulse, synthesizes two-way pulse, the adjustable arteries and veins of output pulse width after synthesis
Rush Pwidth；
Phase correction circuit, for receiving input pulse PIN, then adjust its phase, as address control unit generate with
The clock signal of machine address makes the load of subsequent delay data arrive prior to clock signal；
Address control unit is produced for receiving clock signal, then using received clock signal as the address of address control unit
Raw load signal, then generates random address；
Delayed data storage circuit is controlled for receiving the random address of address control unit generation, then by random address
Delayed data is loaded into delay circuit, while output delay circuit input pulse PwidthRetardation；
Delay circuit, for receiving pulse Pwidth, then pass through PwidthRetardation adjust pulse PwidthDelay, thus
Output pulse width is adjustable and the arbitrary pulse signal P of pulse positionout。
Goal of the invention of the invention is achieved in that
A kind of pulse position of the present invention is any and the pulse generating unit of adjustable pulse width, after pulse signal is sharpened, passes through
Fan-out circuit is fanned out to two-way burst pulse, and as sharpening pulse；Then sharpening pulse relative time delay all the way is adjusted, then passes through arteries and veins
It rushes combiner circuit and pulse progress pulse combination is sharpened to two-way, realize the pulse combination of adjustable pulse width；It is controlled again by address
Delayed data is controlled delay circuit by delayed data storage circuit, to reach to adjustable pulse width by the random address that device generates
Composite pulse time delay control, the arbitrary pulse signal of final output adjustable pulse width pulse position.
Meanwhile a kind of pulse position of the present invention is any and the pulse generating unit of adjustable pulse width also has below beneficial to effect
Fruit:
(1), by using programmable delay line trigger pulse synthetic technology, the pulse-width regulated of degree of precision is realized；
(2), load delayed data delayed scope can be controlled by address control unit, random range-controllable, it can be achieved that according to
The pulse position that real statistical law obtains realizes that pulse position variation range is customizable；
(3), a large amount of different pulse position delayed datas can be stored in delayed data memory, and are easy to extend；
(4), the pulse input of 50% duty ratio is re-used as the clock signal of address control unit after phase correction, makes
The load of delayed data ensure that the position of each pulse is any before pulse enters delay circuit.
Detailed description of the invention
Fig. 1 is that a kind of pulse position of the present invention is any and the pulse generating unit schematic diagram of adjustable pulse width；
Fig. 2 is the circuit diagram of pulse generating unit；
Fig. 3 is the timing waveform of pulse generating unit.
Specific embodiment
A specific embodiment of the invention is described with reference to the accompanying drawing, so that those skilled in the art is more preferable
Ground understands the present invention.Requiring particular attention is that in the following description, when the detailed description of known function and design
When perhaps can desalinate main contents of the invention, these descriptions will be ignored herein.
Embodiment
Fig. 1 is that a kind of pulse position of the present invention is any and the pulse generating unit schematic diagram of adjustable pulse width.
In the present embodiment, as shown in Figure 1, the present invention in the present embodiment, as shown in Figure 1, a kind of pulsewidth of the present invention can
Tune and the arbitrary pulse generating unit of pulse position, comprising: pulse narrowing circuit, fan-out circuit, pulse width modulation circuit, delay
Compensation circuit, pulse combination circuit, delay circuit, address control unit, delayed data storage circuit；
Submodule each in pulse generating unit is described in detail in we below:
Pulse narrowing circuit, for receiving the pulse input P of 50% duty ratioIN, after pulse narrowing circuit, by arteries and veins
Punching input PINSharpen into the relatively narrow burst pulse P of pulsewidthsharp, to realize subsequent pulse-width regulated and pulse combination；
Fan-out circuit for receiving the burst pulse after sharpening, and is fanned out to as the identical sharpening pulse of two-way, so as to
Subsequent synthesis；
Pulse width modulation circuit is realized that the delay for sharpening pulse is adjustable, is generated for receiving the sharpening pulse all the way being fanned out to
With the adjustable pulse P of pulse relative time delay of delay compensating circuitfall；
Delay compensating circuit, for receive be fanned out to in addition sharpen pulse all the way, and the sharpening pulse received is carried out
Delay, the two-way pulse for exporting pulse width modulation circuit and delay compensating circuit does not generate relative time delay, and two-way pulse can be same
When reach pulse combination circuit, to export the pulse P of delay compensationrise；
Pulse combination circuit receives pulse PriseWith Pfall, and it is synthesized, PrisePosition is as composite pulse
Rising edge, be delayed adjustable PfallFailing edge of the position as composite pulse, synthesizes two-way pulse, thus may be used
With the adjustable pulse P of output pulse widthwidth；
Phase correction circuit, for receiving input pulse signal PIN, and adjust its phase as address control unit generate with
The clock CLK of machine address makes the load of subsequent delay data arrive prior to pulse.
Address control unit receives clock signal clk, and generates load signal as the address of address control unit, then produces
Raw random address Random Address, send delayed data into delay circuit for controlling delayed data storage circuit；
Delayed data storage circuit, for receiving the random address Random Address of address control unit generation, delay
Data storage circuitry reads the delayed data Delay Data under the address, reloads LOAD to delay circuit, so that control is prolonged
Slow circuit input signal PwidthRetardation；
Delay circuit, the pulse signal P of the adjustable pulse width for receiving pulse combination circuit outputwidth, used delay number
Delay is adjusted according to the control amount of storage circuit output, output pulse width is adjustable, the random pulse signal P of pulse positionout。
Fig. 2 is the circuit diagram of pulse generating unit.
As shown in Fig. 2, in the present embodiment, phase correction circuit, pulse width modulation circuit, delay compensating circuit, deferred telegram
Road can choose the high-precision controllable delay line of numerical control programmable delay line or analog level control.
As shown in Fig. 2, pulse narrowing circuit selects a d type flip flop, the D of d type flip flop is terminated into high level, clock end
Connect pulse signal；When pulse signal rising edge arrives, the output of the end d type flip flop Q becomes high level from low level, and touches as D
The reset signal for sending out device resets d type flip flop output, and becomes low level from high level, and the output of the end d type flip flop Q sharpens narrow
Pulse signal.
As shown in Fig. 2, a d type flip flop equally can be selected in pulse combination circuit, the D of d type flip flop is terminated into high level,
Clock terminates delay compensating circuit output pulse signal Prise, reset terminal access pulse width modulation circuit output Pfall, when pulse is believed
Number PriseWhen rising edge arrives, the output of the end d type flip flop Q becomes high level from low level, as pulse signal PfallRising edge arrives
When, reset d type flip flop output, and become low level, the adjustable pulse letter of the end d type flip flop Q output pulse width from high level
Number.The arbitrary pulse generation of adjustable pulse width pulse position can be realized by the delay adjustment of programmable delay line 3.
Fig. 3 is the timing waveform of pulse generating unit.
As shown in figure 3, in the present embodiment, pulse input PINIt will be produced after sharpening by being fanned out to chip and programmable delay line
A raw fixed delay Tfixed, time delay compensated by delay compensating circuit, obtains PriseMake when pulse width modulation circuit delay be
When zero, two-way pulse can reach pulse combination circuit simultaneously.
As shown in figure 3, pulse width modulation circuit can produce an adjustable fixed delay Twidth, obtain Prise, pass through pulse
P after combiner circuitriseAs rising edge, PfallAs failing edge, the P of adjustable pulse width is synthesizedwidth.Address control unit generate with
The content in delayed data is read in machine address, and for delayed data storage circuit to delay circuit input control signal, obtaining pulsewidth can
Adjust the arbitrary pulse P of pulse positionout。
As shown in figure 3, in the present embodiment, being controlled by the pulse of phase correction circuit as clock CLK input address
Device generates random address Random Address, t1The delay that process generates thus, being read by delayed data storage circuit should
Address delay data Delay Data, t2Process generates delay thus, reloads the process of delay circuit, t3Process produces thus
Raw delay, there are the t in total sequential time delay such as Fig. 34, and delayed data load signal LOAD need to enter in narrow pulse signal
Before delay circuit, so needing to adjust input pulse signal P by phase regulating circuitINPhase, in Fig. 3
tPhase, suitable address control unit clock signal clk is obtained, the delay to guarantee each pulse is random, i.e., pulse position is appointed
Meaning.
Although the illustrative specific embodiment of the present invention is described above, in order to the skill of the art
Art personnel understand the present invention, it should be apparent that the present invention is not limited to the ranges of specific embodiment, to the general of the art
For logical technical staff, if various change in the spirit and scope of the present invention that the attached claims limit and determine,
These variations are it will be apparent that all utilize the innovation and creation of present inventive concept in the column of protection.
Claims (4)
1. a kind of pulse position is any and the pulse generating unit of adjustable pulse width characterized by comprising
Pulse narrowing circuit, for receiving the input pulse P of 50% duty ratioIN, and by input pulse PINBurst pulse is sharpened into, with
Realize subsequent pulse-width regulated and pulse combination；
Fan-out circuit for receiving the burst pulse after sharpening, and is fanned out to the identical burst pulse of two-way, as sharpening pulse；
Pulse width modulation circuit realizes that the delay for sharpening pulse is adjustable, generates and postpone for receiving the sharpening pulse all the way being fanned out to
The pulsion phase pulse P adjustable to relative time delay of compensation circuit outputfall；
Delay compensating circuit, for receive be fanned out to in addition sharpen pulse all the way, and the sharpening pulse received is postponed,
The two-way pulse for exporting pulse width modulation circuit and delay compensating circuit does not generate relative time delay, and two-way pulse can reach simultaneously
Pulse combination circuit, to export the pulse P of delay compensationrise；
Pulse combination circuit receives pulse PriseWith Pfall, with PriseRising edge of the position as composite pulse, delay are adjustable
PfallFailing edge of the position as composite pulse, synthesizes two-way pulse, the adjustable pulse of output pulse width after synthesis
Pwidth；
Phase correction circuit, for receiving input pulse PIN, its phase is then adjusted, generates random address as address control unit
Clock signal, make subsequent delay data load prior to clock signal arrive；
Address control unit adds for receiving clock signal, then using received clock signal as the generation of the address of address control unit
Then information carrying number generates random address；
Delayed data storage circuit controls delay for receiving the random address of address control unit generation, then by random address
Data are loaded into delay circuit, while output delay circuit input pulse PwidthRetardation；
Delay circuit, for receiving pulse Pwidth, then pass through PwidthRetardation adjust pulse PwidthDelay, to export
Adjustable pulse width and the arbitrary pulse signal P of pulse positionout。
2. a kind of pulse according to claim 1 is any and the pulse generating unit of adjustable pulse width, which is characterized in that described
Pulse narrowing circuit select a d type flip flop, the D of d type flip flop is terminated into high level, and clock terminates pulse signal；Work as pulse
When signal rising edge arrives, the output of the end d type flip flop Q becomes high level, and the reset signal as d type flip flop from low level, makes D
Trigger output resets, and becomes low level, the narrow pulse signal that the output of the end d type flip flop Q sharpens from high level.
3. a kind of pulse position according to claim 1 is any and the pulse generating unit of adjustable pulse width, which is characterized in that
The pulse width modulation circuit, delay compensating circuit, delay circuit can choose numerical control programmable delay line or analog level control
The high-precision controllable delay line of system.
4. a kind of pulse position according to claim 1 is any and the pulse generating unit of adjustable pulse width, which is characterized in that
The pulse combination circuit selects a d type flip flop, and the D of d type flip flop is terminated into high level, and clock terminates delay compensating circuit
Output pulse signal Prise, reset terminal access pulse width modulation circuit output Pfall, as pulse signal PriseWhen rising edge arrives, D touching
The output of the hair end device Q becomes high level from low level, as pulse signal PfallWhen rising edge arrives, reset d type flip flop output, and
Low level, the adjustable pulse signal of the end d type flip flop Q output pulse width are become from high level.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910778045.4A CN110429927A (en) | 2019-08-22 | 2019-08-22 | A kind of pulse position is any and the pulse generating unit of adjustable pulse width |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910778045.4A CN110429927A (en) | 2019-08-22 | 2019-08-22 | A kind of pulse position is any and the pulse generating unit of adjustable pulse width |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110429927A true CN110429927A (en) | 2019-11-08 |
Family
ID=68415602
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910778045.4A Pending CN110429927A (en) | 2019-08-22 | 2019-08-22 | A kind of pulse position is any and the pulse generating unit of adjustable pulse width |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110429927A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112162126A (en) * | 2020-09-16 | 2021-01-01 | 普源精电科技股份有限公司 | Multi-channel pulse generator, signal generation method, multi-channel synchronization system and method |
| CN113092894A (en) * | 2021-03-08 | 2021-07-09 | 北京航空航天大学 | Signal eye diagram cross point self-correction device and method |
| CN114257219A (en) * | 2021-12-24 | 2022-03-29 | 西南科技大学 | Programmable ultra-narrow power pulse sharpening circuit and method |
| CN114629468A (en) * | 2022-05-17 | 2022-06-14 | 华中科技大学 | Pulse width adjustable pulse voltage generating device |
| CN114976841A (en) * | 2022-08-02 | 2022-08-30 | 杭州奥创光子技术有限公司 | Pulse driving circuit and ultrafast laser |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050184778A1 (en) * | 2004-02-25 | 2005-08-25 | Figoli David A. | Apparatus and method for increasing the performance of a clock-based digital pulse width modulation generator |
| CN103490749A (en) * | 2013-09-25 | 2014-01-01 | 电子科技大学 | Digital synthesis device for high-speed ultra-narrow pulses |
| CN107276568A (en) * | 2017-06-14 | 2017-10-20 | 电子科技大学 | A kind of jittered device of train pulse trailing edge |
| CN206611009U (en) * | 2017-03-31 | 2017-11-03 | 科大国盾量子技术股份有限公司 | A kind of laser of the adjustable pulse width based on binary channels delay chip |
| CN109981084A (en) * | 2017-12-27 | 2019-07-05 | 一诺仪器（中国）有限公司 | Burst pulse output system and method based on FPGA |
-
2019
- 2019-08-22 CN CN201910778045.4A patent/CN110429927A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050184778A1 (en) * | 2004-02-25 | 2005-08-25 | Figoli David A. | Apparatus and method for increasing the performance of a clock-based digital pulse width modulation generator |
| CN103490749A (en) * | 2013-09-25 | 2014-01-01 | 电子科技大学 | Digital synthesis device for high-speed ultra-narrow pulses |
| CN206611009U (en) * | 2017-03-31 | 2017-11-03 | 科大国盾量子技术股份有限公司 | A kind of laser of the adjustable pulse width based on binary channels delay chip |
| CN107276568A (en) * | 2017-06-14 | 2017-10-20 | 电子科技大学 | A kind of jittered device of train pulse trailing edge |
| CN109981084A (en) * | 2017-12-27 | 2019-07-05 | 一诺仪器（中国）有限公司 | Burst pulse output system and method based on FPGA |
Non-Patent Citations (1)
| Title |
|---|
| 刘航麟: ""3.35Gbps 无缝数据合成时序模块设计"", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112162126A (en) * | 2020-09-16 | 2021-01-01 | 普源精电科技股份有限公司 | Multi-channel pulse generator, signal generation method, multi-channel synchronization system and method |
| CN113092894A (en) * | 2021-03-08 | 2021-07-09 | 北京航空航天大学 | Signal eye diagram cross point self-correction device and method |
| CN114257219A (en) * | 2021-12-24 | 2022-03-29 | 西南科技大学 | Programmable ultra-narrow power pulse sharpening circuit and method |
| CN114629468A (en) * | 2022-05-17 | 2022-06-14 | 华中科技大学 | Pulse width adjustable pulse voltage generating device |
| WO2023221252A1 (en) * | 2022-05-17 | 2023-11-23 | 华中科技大学 | Pulse voltage generation apparatus having adjustable pulse width |
| CN114976841A (en) * | 2022-08-02 | 2022-08-30 | 杭州奥创光子技术有限公司 | Pulse driving circuit and ultrafast laser |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110429927A (en) | A kind of pulse position is any and the pulse generating unit of adjustable pulse width | |
| CN103368529B (en) | Multichannel acoustic phased random waveform signal generator | |
| CN103957005B (en) | Time-to-digit converter, all-digital phase-locked loop circuit and method | |
| CN107589410B (en) | A kind of no breakpoint Multiple Target Signals synthetic method | |
| CN104022761B (en) | A kind of method of testing of pulse-modulated signal | |
| CN110445478A (en) | A kind of pulse generating unit of any pulsewidth | |
| CN104935304A (en) | Broadband repetition arbitrary waveform generator and generation method | |
| CN104808186A (en) | Portable universal radar signal simulator | |
| CN103034473B (en) | A kind of Pseudo-random number generator | |
| CN103490783B (en) | A kind of method converting analog signals into digital information | |
| CN106598134B (en) | Digital coherent narrow pulse generator | |
| CN106093541A (en) | Based on empirical mode decomposition and the method for detecting voltage drop of Hilbert transform | |
| CN105281715A (en) | Power-frequency synchronization depth storage ns-grade pulse multi-parameter generation system | |
| CN205142160U (en) | Synchronous degree of depth storage ns level pulse many reference amounts generator of power frequency | |
| CN105242242B (en) | A kind of super large bandwidth signal pre-distortion compensated method based on parameter fitting | |
| CN204613396U (en) | A kind of portable general radar signal simulator | |
| CN205067546U (en) | Arbitrary high -speed wave form generating device based on FPGA | |
| CN108763786B (en) | A kind of antenna for satellite communication in motion system identifying method | |
| CN207150566U (en) | Harmonic signal generator | |
| CN104660226B (en) | It is a kind of to burst the signal generator of function with gate | |
| CN206096207U (en) | Arbitrary wave generator of DDS | |
| RU2584465C1 (en) | Device for simulating network traffic and traffic parameter correction unit | |
| CN104734673B (en) | Burst changeable parameters signal generator and the burst signal generator that recurring number is variable | |
| CN103095254A (en) | Pulse slide change signal generation circuit based on field programmable gate array (FPGA) | |
| CN203301441U (en) | DDS (Digital Display Scope) signal generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20191108 |
|
| RJ01 | Rejection of invention patent application after publication |