CN109753013A - Novel programmable chip circuit - Google Patents

Novel programmable chip circuit Download PDF

Info

Publication number
CN109753013A
CN109753013A CN201711067133.0A CN201711067133A CN109753013A CN 109753013 A CN109753013 A CN 109753013A CN 201711067133 A CN201711067133 A CN 201711067133A CN 109753013 A CN109753013 A CN 109753013A
Authority
CN
China
Prior art keywords
module
submodule
signal
believing
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711067133.0A
Other languages
Chinese (zh)
Other versions
CN109753013B (en
Inventor
赵凯
俞军
李建忠
俞剑
徐烈伟
于芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Fudan Microelectronics Group Co Ltd
Original Assignee
Shanghai Fudan Microelectronics Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Fudan Microelectronics Group Co Ltd filed Critical Shanghai Fudan Microelectronics Group Co Ltd
Priority to CN201711067133.0A priority Critical patent/CN109753013B/en
Publication of CN109753013A publication Critical patent/CN109753013A/en
Application granted granted Critical
Publication of CN109753013B publication Critical patent/CN109753013B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

A kind of novel programmable chip circuit, it include: the inclined constant circuit of back and the inclined conditioned circuit of back, the wherein inclined constant circuit of back, it is coupled with the inclined conditioned circuit of back, it include: configuration module, overall signal's generation module and dedicated I/O module, wherein: the configuration module is suitable for download configuration file, and carries out parameter configuration;Overall signal's generation module, is suitable for generating overall signal, and the overall signal includes: global power signal, global voltage signal and global earth signal;The inclined conditioned circuit of back includes: the inclined adjustable function module of back that one or more is mutually coupled, and the inclined adjustable function module of back is suitable for generating the back number of believing one side only, and the operating mode based on the inclined adjustable function module of back described in the inclined Signal Regulation of back.The back number of believing one side only can be generated, and the operating mode of inclined adjustable function module is carried on the back based on the inclined Signal Regulation of back by carrying on the back inclined conditioned circuit using foregoing circuit.

Description

Novel programmable chip circuit
Technical field
The present embodiments relate to circuit field more particularly to a kind of novel programmable chip circuits.
Background technique
For transistor constitute programmable chip (Programmable Device, PD), when its after processing is completed, can To carry out secondary modulation, i.e. threshold voltage adjustments to transistor threshold using different bias voltages.By threshold voltage adjustments, High power consumption or low-power consumption Working mould can be in the operating mode of dynamic regulation programmable chip, i.e. adjusting programmable chip Formula.
In the existing programmable chip product being made of transistor, body bias regulation technology is mostly used greatly, that is, is based on Body silicon or insulating thick film silicon (Silico On Insulator, SOI) technique, the operating mode of dynamic regulation programmable chip.But Be, due to the main purpose of body bias regulation technology be it is consistent with nominal value, alleviate and drawn due to technological fluctuation, photoetching error etc. Rise systemic parameter fluctuation, therefore its adjust voltage range it is smaller, for programmable chip operating mode regulating effect compared with Difference causes application of the programmable chip in commercial chip limited.
Summary of the invention
The technical issues of embodiment of the present invention solves be how to provide it is a kind of can be with the new of dynamic regulation chip operation mode Type programmable chip circuit.
In order to solve the above technical problems, the embodiment of the present invention provides a kind of novel programmable chip circuit, comprising: back is partially permanent Determine circuit and carry on the back inclined conditioned circuit, in which: the inclined constant circuit of back couples, comprising: configuration mould with the inclined conditioned circuit of back Block, overall signal's generation module and dedicated I/O module, in which: the configuration module is suitable for download configuration file, and is joined Number configuration;Overall signal's generation module, is suitable for generating overall signal, and the overall signal includes: global power signal, complete Office's voltage signal and global earth signal;The inclined conditioned circuit of back includes: one or more back being mutually coupled partially can Power Regulation Energy module, the inclined adjustable function module of back are suitable for generating the back number of believing one side only, and are based on carrying on the back described in the inclined Signal Regulation of back and partially may be used The operating mode of conditioning function module.
Optionally, the inclined adjustable function module of back includes: that the back number of believing one side only being mutually coupled generates submodule and function Module carries on the back the number of believing one side only suitable for generating, and based on the back number of believing one side only and the overall situation wherein the back number of believing one side only generates submodule The operating mode of function sub-modules described in Signal Regulation.
Optionally, the inclined adjustable function module of the adjacent back shares the back number of believing one side only and generates submodule.
Optionally, it includes: generation submodule, the first control submodule and the second control that the back number of believing one side only, which generates submodule, Submodule, in which: the generation submodule, suitable for generating the negative voltage signal opposite with the global voltage signal value, institute Negative voltage signal, the global earth signal and the global voltage signal are stated collectively as the back number of believing one side only;First control Module, suitable for the back bias of the NMOS tube of the function sub-modules when the function sub-modules need high-performance, is arranged as institute Global voltage signal is stated, the back bias of the PMOS tube of the function sub-modules is the negative voltage signal, adjusts function Module is in high power consumption operating mode;Second control submodule, suitable for when the function sub-modules need low performance, if The back bias for setting the NMOS tube of the function sub-modules is the negative voltage signal, and the back of the PMOS tube of the function sub-modules is inclined Pressure is the global voltage signal, adjusts the function sub-modules and is in low power mode of operation.
Optionally, the global voltage signal be it is following at least one: I/Q voltage signal, core voltage signal.
Optionally, the inclined adjustable function module of the back further include: enabled submodule is suitable for according to enable signal, open or Person closes the back wilfully at submodule.
Optionally, the enabled submodule includes: setting submodule, is suitable for closing the back partially when the enabled submodule Generate submodule when, the back bias of back bias and PMOS tube that the NMOS tube of the function sub-modules is set be described in globally Signal adjusts the function sub-modules to static state and waits operating mode.
Optionally, the inclined conditioned circuit of back includes: the partially adjustable logic module of back being mutually coupled, carries on the back partially adjustable die for special purpose Block and partially adjustable I/O module is carried on the back, wherein the partially adjustable logic module of the back, the back is partially adjustable special module and the back partially may be used I/O module is adjusted to be independent the inclined adjustable function module of back.
Optionally, the inclined adjustable function module of back further include: identification submodule and selection submodule, in which: the knowledge Small pin for the case module, suitable for identify objective circuit in the back number of believing one side only, and by correspondence it is identical it is described back the number of believing one side only the back The corresponding program code of adjustable function module is placed in the identical partially adjustable logic module of back partially;The selection submodule Block, suitable for selecting the corresponding back number of believing one side only according to the performance requirement of the inclined adjustable function module of back.
Optionally, the inclined constant circuit of back further include: setup module, suitable for the NMOS of the inclined constant circuit of back is arranged The back bias of pipe and the back bias of PMOS tube are the global earth signal.
Compared with prior art, the technical solution of the embodiment of the present invention has the advantages that
Novel programmable chip circuit provided in an embodiment of the present invention, comprising: it carries on the back inclined constant circuit and carries on the back inclined conditioned circuit, By carrying on the back inclined conditioned circuit, the back number of believing one side only can be generated, and the Working mould of inclined adjustable function module is carried on the back based on the inclined Signal Regulation of back Formula realizes the dynamic regulation of programmable chip circuit operating pattern by carrying out lesser modification in existing chip architecture.
Further, using global voltage signal and global earth signal as the back number of believing one side only, it is possible to reduce non-power class signal Generation and maintenance save hardware cost so as to reduce area shared by capacitor.
Detailed description of the invention
Fig. 1 is a kind of structural schematic diagram of novel programmable chip circuit provided in an embodiment of the present invention;
Fig. 2 is a kind of schematic diagram of novel programmable chip circuit board provided in an embodiment of the present invention.
Specific embodiment
In the existing programmable chip product being made of transistor, it can be compiled using body bias regulation technology dynamic regulation The operating mode of journey chip.Since the voltage range that body bias regulation technology is adjusted is smaller, for the Working mould of programmable chip Formula regulating effect is poor, causes application of the programmable chip in commercial chip limited.
The embodiment of the invention provides a kind of novel programmable chip circuits, comprising: carries on the back inclined constant circuit and carries on the back partially adjustable By carrying on the back inclined conditioned circuit the back number of believing one side only can be generated, and the work of inclined adjustable function module is carried on the back based on the inclined Signal Regulation of back in circuit Operation mode realizes the dynamic tune of programmable chip circuit operating pattern by carrying out lesser modification in existing chip architecture Section.
It is understandable to enable above-mentioned purpose of the invention, feature and beneficial effect to become apparent, with reference to the accompanying drawing to this The specific embodiment of invention is described in detail.
Referring to Fig. 1, the embodiment of the invention provides a kind of novel programmable chip circuits, comprising: carries on the back inclined constant circuit 10 With the inclined conditioned circuit 11 of back, in which:
The inclined constant circuit 10 of back is coupled with the inclined conditioned circuit 11 of back, may include: configuration module 101, global Signal generation module 102 and dedicated input/output (Input/Output, I/O) module 103.The wherein configuration module 101, Suitable for download configuration file, and carry out parameter configuration;Overall signal's generation module 102 is suitable for generating overall signal, described Overall signal includes: global power signal, global voltage signal and global earth signal;The dedicated I/O module 103 is suitable for dedicated Interface, such as power supply interface, high-speed interface etc..
In specific implementation, the global voltage signal may include: global I/O voltage signal VddioAnd global kernel Voltage signal Vddc, wherein VddioAnd VddcFor global positive voltage signal.
In specific implementation, the inclined constant circuit 10 of the back can be with further include: setup module (not shown) is suitable for setting institute Stating and carrying on the back the corresponding back number of believing one side only of the NMOS tube back number of believing one side only corresponding with PMOS tube of inclined constant circuit 10 is described globally to believe Number.
The inclined conditioned circuit 11 of back may include: the inclined adjustable function module 111 of back, carry on the back the number of believing one side only suitable for generating (back-gate bias voltage signal referred to as carries on the back the number of believing one side only), and based on the inclined adjustable function module 111 of back described in the inclined Signal Regulation of back Operating mode.
In specific implementation, the inclined conditioned circuit 11 of the back can also include multiple back being mutually coupled partially can Power Regulation Energy module 111, inclined 111 embodiment of adjustable function module of back shown in FIG. 1 are not constituted to the scope of the present invention Limitation.
In an embodiment of the present invention, when the inclined conditioned circuit 11 of back includes multiple inclined adjustable functions of back being mutually coupled When module 111, the inclined conditioned circuit 11 of the back may include: that the partially adjustable logic module of back being mutually coupled, back are partially adjustable dedicated Module and the partially adjustable I/O module (not shown) of back, in which:
The partially adjustable logic module of back, which is adapted for carrying out, generates logic gate and distributing store function.
The partially adjustable special module of back is adapted for carrying out block store function.
The partially adjustable I/O module of back is adapted for carrying out the input/output function of user interface.
The partially adjustable logic module of the back, the back is partially adjustable special module and the partially adjustable I/O module of back are only The inclined adjustable function module 111 of the vertical back.
In specific implementation, the inclined adjustable function module 111 of back may include: that the back number of believing one side only being mutually coupled generates son Module 1110 and function sub-modules 1111, in which:
The back number of believing one side only generates submodule 1110, carries on the back the number of believing one side only suitable for generating, and based on the back number of believing one side only with it is described Overall signal adjusts the operating mode of the function sub-modules 1111;
The function sub-modules 1111, are adapted for carrying out different programmable circuit functions, for example, input/output function, can Programmed logic function or logic function etc..
In specific implementation, in order to preferably adjust the operating modes of the function sub-modules 1111, each back is inclined Adjustable function module 111 may include the independent back number of believing one side only and generate submodule 1110, be used to the function The operating mode of submodule 1111 is adjusted.
In specific implementation, in order to save hardware cost, the inclined adjustable function module 111 of the adjacent back can also be shared One back number of believing one side only generates submodule 1110, is adjusted for the operating mode to the function sub-modules 1111.
In specific implementation, the back number of believing one side only that the back number of believing one side only generates the generation of submodule 1110 is more, to the function Adjusting more grade of submodule 1111, but due to the generation and maintenance of non-power class signal, require bigger capacitor Device, therefore also bring along biggish hardware cost.For example, if the back number of believing one side only is from -2V~+2V and every rank is 0.2V, 20 inclined signal paths of back are needed, area shared by capacitor will be very big.In order to reduce hardware cost, need inclined to the back Signal generates the back number of the believing one side only number that submodule 1110 generates and is simplified.
In an embodiment of the present invention, the global voltage signal and the global earth signal can be directly used as institute State a part of the back number of believing one side only.The back number of believing one side only generates submodule 1110, based on the global voltage signal, generate with it is described The opposite negative voltage signal of global voltage signal value, another part as the back number of believing one side only.It is inclined by reducing the back Signal generate submodule 1110 generate the back number of believing one side only number, the area of capacitor can be effectively reduced, thus reduce hardware at This.
In specific implementation, the global voltage signal can for one in I/Q voltage signal, core voltage signal or Person two.
In an embodiment of the present invention, the back number of believing one side only may include: Vddio、VgndWith-Vddio, wherein-VddioFor institute State the back number of believing one side only generate submodule 1110, generation and VddioThe opposite negative voltage signal of value.
In an alternative embodiment of the invention, the back number of believing one side only may include: Vddc、VgndWith-Vddc, wherein-VddcFor institute State the back number of believing one side only generate submodule 1110, generation and VddcThe opposite negative voltage signal of value.
In still another embodiment of the process, the back number of believing one side only may include: Vddio、Vgnd、Vddc、-VddioWith-Vddc, In-VddioFor the back number of believing one side only generate submodule 1110, generation and VddioThe opposite negative voltage signal of value ,-VddcFor institute State the back number of believing one side only generate submodule 1110, generation and VddcThe opposite negative voltage signal of value.
Due to Vddc、VgndAnd VddioIt can directly adopt, only there are two back bias voltage-VddioWith-VddcIt needs additionally to generate, therefore The area of capacitor element can be effectively reduced, to reduce hardware cost.
In specific implementation, by inputting the different back numbers of believing one side only, the adjustable function sub-modules 1111 are in not Same operating mode.
In specific implementation, in order to avoid the junction leakage of p- to n-, it is desirable that meet back-gate bias voltage (the n trap Back of n trap Bias, nbb) the back-gate bias voltage (p trap Back Bias, pbb) for connecing p trap should be more than or equal to.Therefore nbb and pbb can be simultaneously It is set as Vgnd, or setting nbb is the global voltage signal, setting pbb is that the back number of believing one side only generates the life of submodule 1110 At the negative voltage signal.
In specific implementation, it is set as V simultaneously relative to nbb and pbbgnd, nbb most just, pbb it is most negative when, to device and The regulating effect of circuit is most strong, and the performance of the function sub-modules is at biasing of just supporting or opposing (Forward Back Bias, FBB) It is optimal, signal delay is minimum, reaches worst in reversed back biasing (Reverse Back Bias, RBB), signal delay Maximum, break-over of device electric current are minimum.Therefore when high performance is needed, the backgate that the NMOS tube of the function sub-modules 1111 is arranged is inclined Voltage (the back bias of abbreviation NMOS tube) corresponding nbb is set, for the global voltage signal, the back-gate bias voltage (letter of PMOS tube Claim the back bias of PMOS tube) pbb is corresponded to, it is the negative voltage signal;When needing low performance, the function sub-modules are set The back bias of 1111 NMOS tube corresponds to pbb, is the negative voltage signal, and the back bias of PMOS tube corresponds to nbb, is the overall situation Voltage signal.
In an embodiment of the present invention, it may include: to generate submodule (not show that the back number of believing one side only, which generates submodule 1110, Out), the first control submodule (not shown) and the second control submodule (not shown), in which:
The generation submodule, it is described negative suitable for generating the negative voltage signal opposite with the global voltage signal value Voltage signal, the global earth signal and the global voltage signal are collectively as the back number of believing one side only.
First control submodule, suitable for the function submodule is arranged when the function sub-modules need high-performance The back bias of the NMOS tube of block is the global voltage signal, and the back bias of the PMOS tube of the function sub-modules is the negative electricity Signal is pressed, the function sub-modules is adjusted and is in high power consumption operating mode.
Second control submodule, suitable for the function submodule is arranged when the function sub-modules need low performance The back bias of the NMOS tube of block is the negative voltage signal, and the back bias of the PMOS tube of the function sub-modules is the global electricity Signal is pressed, the function sub-modules is adjusted and is in low power mode of operation.
In specific implementation, the performance requirement can be divided into: high-performance and low performance, wherein high-performance corresponds to higher Power consumption and shorter delay, low performance correspond to lower power consumption and longer delay, can also according to the grade of power consumption and delay, It is divided into more performance requirement grades, corresponding more operating mode grades.It is understood that the performance requirement and work Mode can also belong to the protection scope of the embodiment of the present invention as long as meaning is similar or like using other titles.
In specific implementation, since the overall power of circuit devcie is made of dynamic power consumption and quiescent dissipation, back believes one side only Number circuit also need to consider to carry on the back consumed power consumption in inclined signal generating circuit, therefore when the functional module 1111 is in quiet When state wait state, it is contemplated that close the back wilfully at submodule 1110, to save power consumption.
In an embodiment of the present invention, the inclined adjustable function module 111 of back can also include: enabled submodule 1112, Suitable for turning on or off the back wilfully at submodule 1110 according to enable signal.When the enable signal is invalid, close The back number of believing one side only generates submodule 1110, when the enable signal is effective, opens the back number of the believing one side only generation submodule 1110.
In specific implementation, it when the enable signal is invalid, closes the back number of believing one side only and generates submodule 1110, may be used also To set V simultaneously for nbb and pbb simultaneouslygnd
In an embodiment of the present invention, in order to save power consumption, the enabled submodule 1112 may include: setting submodule (not shown), suitable for function is arranged when the enabled submodule 1112 closes described carry on the back wilfully into submodule 1110 The back bias of the NMOS tube of module 1111 and the back bias of PMOS tube are the global earth signal, i.e. setting nbb and pbb is The overall situation earth signal adjusts the function sub-modules 1111 to static state and waits operating mode.
In specific implementation, the inclined adjustable function module 111 of back can also include: identification submodule (not shown) and choosing Select submodule (not shown), in which:
The identification submodule, suitable for identifying the back number of believing one side only in objective circuit, and will the corresponding identical back The corresponding program code of the inclined adjustable function module 111 of the back for the number of believing one side only is placed in the identical partially adjustable logic module of back In.
The selection submodule, suitable for selecting corresponding institute according to the performance requirement of the inclined adjustable function module 111 of back State the back number of believing one side only.
In specific implementation, institute's identification submodule and the selection submodule can be encoded real by computer language It is existing, such as can be encoded and be realized by C Plus Plus.
The back number of believing one side only, and base can be generated by the inclined conditioned circuit of back using above-mentioned novel programmable chip circuit The operating mode of the inclined adjustable function module of back described in the inclined Signal Regulation of back is smaller by carrying out in existing chip architecture Modification, realize programmable chip circuit operating pattern dynamic regulation.
To more fully understand those skilled in the art and implementing the present invention, the embodiment of the invention provides it is a kind of it is novel can The schematic diagram of chip circuit plate is programmed, as shown in Figure 2.
Referring to fig. 2, the novel programmable chip circuit board includes: overall signal's generation module and dedicated I/O module, matches Module is set, partially adjustable logic module is carried on the back, carries on the back partially adjustable special module and the partially adjustable I/O module of back, wherein overall signal generates mould Block and dedicated I/O module, configuration module belong to the inclined constant circuit of back, carry on the back partially adjustable logic module, back is partially adjustable special module and It carries on the back partially adjustable I/O module and belongs to the inclined adjustable function circuit of back.
For carrying on the back partially adjustable logic module, the inclined adjustable function module of back and the partially adjustable I/O module of back, back can be generated and believe one side only Number, and based on described inclined its operating mode of Signal Regulation of back.
Those of ordinary skill in the art will appreciate that all or part of the steps in the various methods of above-described embodiment is can It is completed with instructing relevant hardware by program, which can be stored in a computer readable storage medium, storage Medium may include: ROM, RAM, disk or CD etc..
Although present disclosure is as above, present invention is not limited to this.Anyone skilled in the art are not departing from this It in the spirit and scope of invention, can make various changes or modifications, therefore protection scope of the present invention should be with claim institute Subject to the range of restriction.

Claims (10)

1. a kind of novel programmable chip circuit characterized by comprising carry on the back inclined constant circuit and carry on the back inclined conditioned circuit, in which:
The inclined constant circuit of the back is coupled with the inclined conditioned circuit of back, comprising: configuration module, overall signal's generation module and Dedicated I/O module, in which: the configuration module is suitable for download configuration file, and carries out parameter configuration;The overall signal is raw At module, it is suitable for generating overall signal, the overall signal includes: global power signal, global voltage signal and globally believes Number;
The inclined conditioned circuit of back includes: the inclined adjustable function module of back that one or more is mutually coupled, and the back is partially adjustable Functional module is suitable for generating the back number of believing one side only, and the Working mould based on the inclined adjustable function module of back described in the inclined Signal Regulation of back Formula.
2. novel programmable chip circuit according to claim 1, which is characterized in that the inclined adjustable function module packet of back Include: the back number of believing one side only being mutually coupled generates submodule and function sub-modules, wherein the back number of believing one side only generates submodule, is suitable for life At the back number of believing one side only, and based on the operating mode carried on the back the number of believing one side only and the overall signal and adjust the function sub-modules.
3. novel programmable chip circuit according to claim 2, which is characterized in that the adjacent inclined adjustable function of the back Module shares the back number of believing one side only and generates submodule.
4. novel programmable chip circuit according to claim 2, which is characterized in that the back number of believing one side only generates submodule It include: generation submodule, the first control submodule and the second control submodule, in which:
The generation submodule, suitable for generating the negative voltage signal opposite with the global voltage signal value, the negative voltage Signal, the global earth signal and the global voltage signal are collectively as the back number of believing one side only;
First control submodule, suitable for the function sub-modules are arranged when the function sub-modules need high-performance The back bias of NMOS tube is the global voltage signal, and the back bias of the PMOS tube of the function sub-modules is negative voltage letter Number, it adjusts the function sub-modules and is in high power consumption operating mode;
Second control submodule, suitable for the function sub-modules are arranged when the function sub-modules need low performance The back bias of NMOS tube is the negative voltage signal, and the back bias of the PMOS tube of the function sub-modules is the global voltage letter Number, it adjusts the function sub-modules and is in low power mode of operation.
5. novel programmable chip circuit according to claim 4, which is characterized in that the overall situation voltage signal is following At least one: I/Q voltage signal, core voltage signal.
6. novel programmable chip circuit according to claim 2, which is characterized in that the inclined adjustable function module of back is also Include: enabled submodule, is suitable for turning on or off the back wilfully at submodule according to enable signal.
7. novel programmable chip circuit according to claim 6, which is characterized in that the enabled submodule includes: to set Submodule is set, is suitable for that the function sub-modules are arranged when the enabled submodule closes described carry on the back wilfully into submodule The back bias of NMOS tube and the back bias of PMOS tube are the global earth signal, adjust the function sub-modules to static state and wait Operating mode.
8. novel programmable chip circuit according to any one of claims 1 to 7, which is characterized in that the back is partially adjustable Circuit includes: the partially adjustable logic module of back being mutually coupled, carries on the back partially adjustable special module and the partially adjustable I/O module of back, wherein institute It states the partially adjustable logic module of back, the back is partially adjustable special module and the partially adjustable I/O module of back and is independent the back Inclined adjustable function module.
9. novel programmable chip circuit according to claim 8, which is characterized in that the inclined adjustable function module of back is also It include: identification submodule and selection submodule, in which:
The identification submodule believes one side only suitable for identifying the back number of believing one side only in objective circuit, and by the identical back of correspondence Number the corresponding program code of the inclined adjustable function module of the back be placed in the partially adjustable logic module of the identical back;
The selection submodule believes one side only suitable for the corresponding back of performance requirement selection according to the inclined adjustable function module of back Number.
10. novel programmable chip circuit according to claim 1, which is characterized in that the inclined constant circuit of back also wraps Include: setup module, the back bias of NMOS tube and the back bias of PMOS tube suitable for the inclined constant circuit of back is arranged are described Global earth signal.
CN201711067133.0A 2017-11-02 2017-11-02 Novel programmable chip circuit Active CN109753013B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711067133.0A CN109753013B (en) 2017-11-02 2017-11-02 Novel programmable chip circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711067133.0A CN109753013B (en) 2017-11-02 2017-11-02 Novel programmable chip circuit

Publications (2)

Publication Number Publication Date
CN109753013A true CN109753013A (en) 2019-05-14
CN109753013B CN109753013B (en) 2020-05-29

Family

ID=66398632

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711067133.0A Active CN109753013B (en) 2017-11-02 2017-11-02 Novel programmable chip circuit

Country Status (1)

Country Link
CN (1) CN109753013B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117236254A (en) * 2023-11-13 2023-12-15 中科芯磁科技(珠海)有限责任公司 Configurable logic block control method, configurable logic block and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1776909A (en) * 2004-10-14 2006-05-24 美国博通公司 Integrated circuit chip programmable and operation method
CN105376512A (en) * 2015-11-18 2016-03-02 武汉精测电子技术股份有限公司 Signal conversion device based on programmable logic device
CN205121468U (en) * 2015-11-26 2016-03-30 济南大学 System resets based on programmable logic chip
CN106707888A (en) * 2017-02-16 2017-05-24 山东仕脉机器人技术有限公司 Programmable control module, system provided with same and control method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1776909A (en) * 2004-10-14 2006-05-24 美国博通公司 Integrated circuit chip programmable and operation method
CN100477213C (en) * 2004-10-14 2009-04-08 美国博通公司 Integrated circuit chip programmable and operation method thereof
CN105376512A (en) * 2015-11-18 2016-03-02 武汉精测电子技术股份有限公司 Signal conversion device based on programmable logic device
CN205121468U (en) * 2015-11-26 2016-03-30 济南大学 System resets based on programmable logic chip
CN106707888A (en) * 2017-02-16 2017-05-24 山东仕脉机器人技术有限公司 Programmable control module, system provided with same and control method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117236254A (en) * 2023-11-13 2023-12-15 中科芯磁科技(珠海)有限责任公司 Configurable logic block control method, configurable logic block and storage medium
CN117236254B (en) * 2023-11-13 2024-03-15 中科芯磁科技(珠海)有限责任公司 Configurable logic block control method, configurable logic block and storage medium

Also Published As

Publication number Publication date
CN109753013B (en) 2020-05-29

Similar Documents

Publication Publication Date Title
US7292061B2 (en) Semiconductor integrated circuit having current leakage reduction scheme
CN106873697B (en) A kind of fast response circuit and method for low pressure difference linear voltage regulator
JP2001284535A (en) Semiconductor integrated circuit
CN103797538A (en) Apparatus for selective word-line boost on a memory cell
US11119522B2 (en) Substrate bias generating circuit
WO2019223055A1 (en) Sub-threshold comparative logic circuit and chip
US20060132218A1 (en) Body biasing methods and circuits
CN108418577A (en) The device and correlation technique of the electronic circuit of leakage current with reduction
Blutman et al. A low-power microcontroller in a 40-nm cmos using charge recycling
CN103995555A (en) Positive temperature coefficient generation circuit applied to ultra-low power consumption band-gap reference
CN109753013A (en) Novel programmable chip circuit
CN104932597A (en) Power Generator For Data Line Of Memory Apparatus
CN106936415A (en) A kind of low-power consumption application delay circuit
CN102236723A (en) Area optimization algorithm for substrate bias technique based on input vector control
US7345524B2 (en) Integrated circuit with low power consumption and high operation speed
US8847633B1 (en) Low voltage swing repeater
Yang et al. Novel SRAM cells using dual-threshold independent-gate FinFETs
CN109765987A (en) Programmable chip circuit
CN107731257B (en) Data recovery circuit and device with data recovery function
CN109375701B (en) Reference voltage reference source of multiplexed output
CN110164495A (en) Reduce the quiescent dissipation circuit of LPDRAM under deep power down mode
CN113098467B (en) Multi-threshold CMOS circuit for reducing leakage power
US10847189B1 (en) Voltage regulator for generation of a voltage for a RAM cell
Priyanka et al. High Performance and Low Power VLSI CMOS Circuit Design Using ONOFIC Approach
Okuhara et al. Leveraging asymmetric body bias control for low power LSI design

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant