CN108233927A - A kind of high-precision pipeline ADC front-end calibration method - Google Patents
A kind of high-precision pipeline ADC front-end calibration method Download PDFInfo
- Publication number
- CN108233927A CN108233927A CN201810109476.7A CN201810109476A CN108233927A CN 108233927 A CN108233927 A CN 108233927A CN 201810109476 A CN201810109476 A CN 201810109476A CN 108233927 A CN108233927 A CN 108233927A
- Authority
- CN
- China
- Prior art keywords
- adc
- grades
- gain
- level production
- production line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1014—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
A kind of high-precision pipeline ADC front-end calibration method, belongs to Analogous Integrated Electronic Circuits technical field.The present invention corrects forward step by step since the gain of 1 level production line formula ADC grades of N, until the gain for having corrected first order pipeline system ADC grades successively is primary for front-end calibration, wherein correct used during the n-th level production line formula ADC grades (n+1)th to N level production line formula ADC grades gain be correction after gain, when correcting gain per stage, by being restored to pipeline ADC output data, and then Fast Fourier Transform analysis is carried out to the signal after reduction, when number of significant digit is believed that gain lookup is correct when indexs are met the requirements, it is calibrated so as to fulfill pipeline ADC.Present invention improves conventional calibration method precision in high-speed high-precision flow line ADC it is low the shortcomings that, have the characteristics that efficiently it is quick and more accurate, be relatively specific for high-speed high-precision flow line ADC calibration.
Description
Technical field
The invention belongs to field of analog integrated circuit, and in particular to a kind of front-end calibration method for pipeline ADC.
Background technology
Pipelined ADC architecture after the sampled holding circuit samplings of input signal Vin as shown in Figure 1, be sent into pipelined units
ADC, each unit the ADC alternately sampling and remaining difference under the control of the not overlapping clock of two-phase are amplified.Inside unit ADC, adopt
Signal samples simultaneously through multiplying digital-to-analog converter MDAC and sub- ADC during sample phase, and sub- ADC is by comparing generation digital code Di；It keeps
Digital code Di subtracts each other poor, multiplying digital-to-analog converter MDAC more than generation through multiplying digital-to-analog converter MDAC and input signal Vin during phase
Remaining difference is amplified, the remaining amplified feeding next stage of difference, the input signal as next stage.Multiplying digital-to-analog converter MDAC
Input/output relation it is as follows：
Wherein Gain is the gain of multiplying digital-to-analog converter MDAC, and A is the open loop of amplifier in multiplying digital-to-analog converter MDAC
Gain, VrefFor reference voltage, CfFor feedback capacity, CiFor sampling capacitance, k is the digit of the level production line formula ADC grades, and β is
Feedback factor.Traditional multiplying digital-to-analog converter MDAC can realize the requirement of amplifier high-gain in the low precision pipeline ADC of low speed,
So that the gain G ain of multiplying digital-to-analog converter MDAC is approximately equal to its ideal value i.e. constantBut with assembly line
ADC develops to high-speed, high precision direction, high-speed high-precision flow line ADC to amplifier unity gain bandwidth product require it is higher and higher,
And high-bandwidth high-gain amplifier is difficult to realize, the gain G ain of multiplication analog-digital converter MDAC is no longer approximately equal to constant
So as to gain error occur, and then influence ADC performances.High-speed high-precision flow line ADC often sacrifices amplifier gain in recent years, protects
Amplifier speed is demonstrate,proved, every stage gain is determined, and then reduce the error of pipeline ADC by calibration algorithm, improves the essence of pipeline ADC
Degree.
Invention content
The shortcoming of amplifier gain and amplifier speed can not be taken into account in for the above-mentioned prior art, the present invention is assembly line
ADC provides a kind of high-precision front-end calibration method, utilizes N-1 level production line formula ADC grades before the method calibration pipeline ADC
Gain, calibration do not need to ADC and provides analog quantity, it is only necessary to which its digital output code ensures that digital calibration is fireballing while can
To reach higher precision.This method can be used in high-speed high-precision flow line ADC and calibrate field.
The technical scheme is that：
A kind of high-precision pipeline ADC front-end calibration method, the pipeline ADC include first N-1 grades of pipeline system
ADC grades and N grades of flash memory type ADC, wherein N are the positive integer more than 1；
Include the following steps：
Step 1：It is obtained in the pipeline ADC per the number of level-one ADC by pipeline ADC circuit described in analog simulation
Export Dout；
Step 2：The obtained numeral output D of the N grades of flash memory type ADC will be emulated using formula is restoredout(Flash)Also
Original is into the simulation input V of N grades of flash memory type ADCin(Flash), the simulation input V of the N grades of flash memory type ADCin(Flash)As
The simulation output V of N-1 level production line formula ADC gradesout(N-1)；
It is described reduction formula beWherein m is the digit of the flash memory type ADC,
VrefReference voltage for the pipeline ADC；
Step 3：It is corrected forward step by step since the gain of N-1 level production line formula ADC grades, until having corrected successively
The gain of level-one pipeline system ADC grades is primary for front-end calibration；The specific step of its alignment the n-th level production line formula ADC grade
Rapid as follows, n takes any one positive integer in 1 to N-1：
3.1：It will be set except the gain of n-th grade of other pipeline systems ADC grade to N-1 level production line formula ADC grades
For ideal value, and (n+1)th grade of gain to N-1 level production line formula ADC grades is the gain after calibration；
3.2：To the gains of the n-th level production line formula ADC grades at left and right sides of its ideal value with fixed step size successively value,
The yield value Gain (n) for often taking a n-th level production line formula ADC grade will emulate N-1 grades obtained of number by calibration equation
Word exports Dout(N-1)With the simulation output V of the N-1 level production lines formula ADC grades obtained in step 2out(N-1)Utilize school
Quasi- formula is restored to obtain the input voltage V of N-1 level production line formula ADC gradesin(N-1), the N-1 level production line formulas
The input voltage V of ADC gradesin(N-1)The as simulation output V of N-2 level production lines formula ADC gradesout(N-2)；
Calibration equation is at this timeWherein CiFor this grade of flowing water
The capacitance of single sampling capacitance inside wire type ADC grades, k are the digit of the level production line formula ADC grades；
3.3：N-2 grades obtained of numeral output D will be emulatedout(N-2)With the N-2 grades of stream obtained in step 3.2
The simulation output V of line type ADC gradesout(N-2)It is restored to obtain N-2 level production line formula ADC grades using calibration equation
Input voltage Vin(N-2), the input voltage V of the N-2 level production lines formula ADC gradesin(N-2)As N-3 level production lines formula
The simulation output V of ADC gradesout(N-3)；
Calibration equation is at this time
3.4：It restores to obtain the input voltage of first order pipeline system ADC grades successively according to step 3.2 and 3.3 method
Vin(1)；
3.5：The input voltage V of first order pipeline system ADC grades obtained to step 3.4in(1)Carry out fast Flourier
Number of significant digit is calculated in transform analysis；
3.6：The yield value Gain (n) of each the n-th level production line formula ADC grade taken in step 3.2 is calculated
To number of significant digit analyzed, the value Gain (n) of corresponding n-th stage gain of number of significant digit maximum value is after calibrating
N-th stage gain.
The principle of the present invention is：
Calibration algorithm provided by the invention is calibrated since the gain of N-1 level production line formula ADC grades, is then calibrated
During the gain of N-2 level production line formula ADC grades, the increasing of the N-1 level production line formula ADC grades after calibrating is used
Benefit；When the gain for calibrating N-3 level production line formula ADC grades, N-1 grades and N-2 grades streams after calibration are used
The gain of line type ADC grades；And so on, when the gain for calibrating the n-th level production line formula ADC grades, use calibration
(n+1)th grade later to N-1 level production line formula ADC grades gain, due to the ratio of gains of the n-th level production line formula ADC grades
The gain of (n+1)th level production line formula ADC grades influences bigger to the simulation output that reduction obtains, and the present invention is flowed from N-1 grades
The gain of line type ADC grades starts to calibrate the gain of every level production line formula ADC grades, the level production line before calibration step by step forward
Rear level data used is more accurate during the gain of formula ADC grades, in this way the increasing of the prime pipeline system ADC grades of calibration out
Benefit is more accurate.
Beneficial effects of the present invention are：Calibration method proposed by the present invention is by from N-1 level production line formula ADC grades
Gain starts to calibrate forward step by step, can significantly reduce the error of pipeline ADC, improve in high-speed high-precision flow line ADC
The shortcomings that conventional calibration precision is low has the characteristics that efficiently quick and more accurate.
Description of the drawings
Fig. 1 is the structure chart of pipeline ADC.
Fig. 2 is pipeline ADC first order quantization error model.
Fig. 3 is pipeline ADC total quantization error model.
Fig. 4 is to carry out school to the n-th stage gain in a kind of high-precision pipeline ADC front-end calibration method provided by the invention
Accurate flow chart.
Specific embodiment
The detailed description present invention in the following with reference to the drawings and specific embodiments.
As shown in Fig. 2, for N pipeline ADCs, signal flows into first order Stage1, sampling by sampling hold circuit
Signal quilt ADC and multiplying digital-to-analog converter MDAC samplings simultaneously during phase, signal compares through sub- ADC generates numeral output Di；It protects
When holding phase, digital code Di is restored through DAC in multiplying digital-to-analog converter MDAC and is made the difference with input signal, then poor more than amplification generation
Voltage Vres.In the process, sub- ADC can generate quantization error to input signal quantizationq.The following institute of its input/output relation
Show：
D=Vin+εq (3)
Vres=Gain* εq (4)
Other in addition to the first order grade total quantization error is by ε in fig 2qbIt represents, if formula (5) is when by calibration algorithm
First order gain G is found in calibrationd1=G1When, the signal after can must restoring is with original signal error
Every grade of quantization error ε in fig. 3qiIt represents, i takes 1 to N-1, is arrived when finding first by calibration algorithm calibration
N-1 stage gains Gdi=GiWhen, the signal after can must restoring is with original signal error
By formula (4) it is found that when after calibration, pipeline ADC is calibrated out per stage gain GdiWith actual gain GiMore connect
Closely, DoutWith VinBetween error it is smaller, calibration accuracy is higher.
From formula (6) it can be found that the gain G of the first orderd1Than the gain G of the second leveld2To DoutIt influences greatly, the second level
Gain Gd2Than third level gain Gd3To DoutInfluence it is big, behind what and so on.When calibrating from back to front, in calibration first
The rear level data utilized during grade will be more accurate, and the gain of the first order of calibration out in this way is also more accurate, therefore we
The every stage gain in school step by step forward since calibration N-1 stage gains Gain (N-1).
The present invention is based on MATLAB program search pipeline ADC per stage gain.
It is obtained in pipeline ADC per the numeral output D of level-one ADC by analog simulation pipeline ADC circuit firstout；Again
The obtained numeral output D of N grades of flash memory type ADC will be emulatedout(Flash)Using restoring reducing formula into N grades of flash memory type ADC
Simulation input Vin(Flash), and the simulation input V of N grades of flash memory type ADCin(Flash)As N-1 level production lines formula ADC grades
Simulation output Vout(N-1)；Wherein restoring formula isM is the digit of flash memory type ADC,
VrefReference voltage for pipeline ADC；
Then the gain G ain (N-1) of N-1 level production line formula ADC grades is calibrated, other stage gains at this time are set as managing
Think yield value, N-1 stage gains Gain (N-1) at left and right sides of ideal value with fixed step size value, wherein per one step gain
Ideal value passes throughIt determines.
N-1 stage gains Gain (N-1) often takes a value then to utilize calibration equation by N-1 level production line formula ADC grades
Numeral output Dout(N-1)With simulation output Vout(N-1)It is restored to obtain N-1 level production line formulas ADC using calibration equation
The input voltage V of gradein(N-1), the as simulation output V of N-2 level production lines formula ADC gradesout(N-2), at this time calibration equation be
Recycle the input voltage V of N-1 level production line formula ADC grades obtained at this timein(N-1)It is restored to obtain
The input voltage V of N-2 level production line formula ADC gradesin(N-2), specific practice is by the simulation of N-2 level production line formula ADC grades
Export Vout(N-2)The numeral output D of N-2 level production line formula ADC grades obtained with emulationout(N-2)It is carried out using calibration equation
Reduction obtains the input voltage V of N-2 level production line formula ADC gradesin(N-2), i.e. the simulation of N-3 level production lines formula ADC grades
Export Vout(N-3), at this time calibration equation be
Then proceed to the input voltage V to N-2 level production line formula ADC grades using calibration equationin(N-2)It is restored
Until obtaining the input voltage V of first order pipeline system ADC gradesin1, to the first order pipeline system ADC grades after reduction
Input voltage Vin1Fast Fourier Transform fft analysis is carried out, calculates number of significant digit ENOB；To N-1 level production line formulas ADC
The number of significant digit ENOB that each exploitations of the gain G ain (N-1) of grade obtain is preserved；Finally to all N-1 grades of flowing water
The corresponding number of significant digit ENOB of gain G ain (N-1) value of wire type ADC grades is analyzed, number of significant digit ENOB maximum values institute
Corresponding yield value is the gain G ain (N-1) of N-1 level production line formula ADC grades.Think N-1 level production lines formula at this time
The gain of ADC grades is the actual gain of N-1 level production line formula ADC grades.
For the value of fixed step size, the smaller number for needing to calibrate of step-length is more, and calibration is more accurate, but the time is needed to get over
Long, the present embodiment takes a ten thousandth or so；For each level production line formula ADC grades gain at left and right sides of the ideal value with solid
The number of fixed step size value will not generally malfunction when not less than 10,000 times, and the tolerance of error is also very big.
For the calibration of N-2 level production line formula ADC stage gains Gain (N-2) and N-1 level production line formula ADC grades
The calibration of gain G ain (N-1) is similar.In addition to N-1 grades of streams when calibrating N-2 level production line formula ADC stage gains
Other stage gains of line type ADC grades are set as ideal gain value, N-2 level production line formula ADC stage gains Gain (N-2)
With fixed step size value at left and right sides of from ideal value, N-2 level production line formula ADC stage gains Gain (n-2) often take a value
Calibration equation is then utilized by the simulation output V of N-1 level production line formula ADC gradesout(N-1)With numeral output Dout(N-1)It is reduced to
The input voltage V of N-1 level production line formula ADC gradesin(N-1), i.e. the simulation output of N-2 level production lines formula ADC grades
Vout(N-2), the simulation output V of recycling N-2 level production line formula ADC gradesout(N-2)With numeral output Dout(N-2)It is restored
Obtain the input voltage V of N-2 level production line formula ADC gradesin(N-2), then proceed to using calibration equation to Vin(N-2)It is gone back
Original is until obtaining the input voltage V of the 1st level production line formula ADC gradesin1, wherein obtaining N-1 level production line formula ADC grades
Input voltage Vin(N-1)When use gain G ain (N-1) profits of N-1 level production line formula ADC grades and calibrated obtain
Gain(N-1).To the V after reductionin1Fft analysis is carried out, calculates ENOB.The each exploitations of Gain (N-2) are obtained
ENOB is preserved.Finally ENOB corresponding to all N-2 stage gain values is analyzed, the gain corresponding to ENOB maximum values
Value is N-2 stage gains Gain (N-2).It is N-2 grades of actual gains to think N-2 stage gains at this time.
For N-3 grades, N-4 grades and the gain calibration methods thereof and N-1 grades of streams of the 1st level production line formula ADC grades
The calibration method of line type ADC stage gains is similar.
When calibrating first order pipeline system ADC stage gains Gain (1), by first order pipeline system ADC stage gains
Gain (1) is at left and right sides of its ideal value with fixed step size value；First order pipeline system ADC stage gains Gain (1) often takes
One value then using calibration equation by second to afterbody pipeline system ADC grades all numeral outputs and simulation output also
Originally it was the simulation output V of first order pipeline system ADC gradesout1, utilize the simulation output of first order pipeline system ADC grades
Vout1With numeral output Dout1It is restored to obtain the input voltage V of first order pipeline system ADC gradesin1, wherein the use the 2nd
Grade to N-1 level production line formula ADC grades gain G ain2, Gain3 ... Gain (N-1) be before the reality calibrated
Border yield value.To the input voltage V of the first order pipeline system ADC grades after reductionin1Carry out FFT points of Fast Fourier Transform
Analysis calculates number of significant digit ENOB.The ENOB that each exploitation obtains to first order pipeline system ADC stage gains Gain (1)
It is preserved.Finally ENOB corresponding to all first stage gain values is analyzed, the yield value corresponding to ENOB maximum values
As first order pipeline system ADC stage gains.Think that first order pipeline system ADC stage gains at this time are its practical increasing
Benefit.
After the gain calibration of N-1 grades of pipeline system ADC grades before pipeline ADC, reduction obtains pipeline ADC
Input signal Vin, to the V after reductioninFft analysis is carried out, number of significant digit ENOB, total harmonic distortion THD is calculated, without spuious
Dynamic range SFDR, you can learn pipeline ADC system performance.
In conclusion removing calibration pipeline ADC per stage gain using gain calibration algorithm, have efficiently fast and accurately special
Point can help pipeline ADC designer quick and precisely to obtain ADC analog portion design performance energy, save the plenty of time.
Those of ordinary skill in the art can make various do not depart from originally according to these technical inspirations disclosed by the invention
The other various specific deformations and combination of essence are invented, these deformations and combination are still within the scope of the present invention.
Claims (1)
1. a kind of high-precision pipeline ADC front-end calibration method, the pipeline ADC include first N-1 grades of pipeline system ADC
Sub- grade and N grades of flash memory type ADC, wherein N are the positive integer more than 1；
It is characterised in that it includes following steps：
Step 1：It is obtained in the pipeline ADC per the numeral output of level-one ADC by pipeline ADC circuit described in analog simulation
Dout；
Step 2：The obtained numeral output D of the N grades of flash memory type ADC will be emulated using formula is restoredout(Flash)It is reduced into
The simulation input V of N grades of flash memory type ADCin(Flash), the simulation input V of the N grades of flash memory type ADCin(Flash)As N-1 grades
The simulation output V of pipeline system ADC gradesout(N-1)；
It is described reduction formula beDigits of the wherein m for the flash memory type ADC, VrefFor institute
State the reference voltage of pipeline ADC；
Step 3：It is corrected forward step by step since the gain of N-1 level production line formula ADC grades, until having corrected the first order successively
The gain of pipeline system ADC grades is primary for front-end calibration；The specific steps of its alignment the n-th level production line formula ADC grade are such as
Under, n takes any one positive integer in 1 to N-1：
3.1：It will be set as managing except the gain of n-th grade of other pipeline systems ADC grade to N-1 level production line formula ADC grades
Want to be worth, and (n+1)th grade of gain to N-1 level production line formula ADC grades is the gain after calibration；
3.2：To the gains of the n-th level production line formula ADC grades at left and right sides of its ideal value with fixed step size successively value, often take
The yield value Gain (n) of one the n-th level production line formula ADC grade is defeated by N-1 grades of the number that calibration equation obtains emulation
Go out Dout(N-1)With the simulation output V of the N-1 level production lines formula ADC grades obtained in step 2out(N-1)It is public using calibration
Formula is restored to obtain the input voltage V of N-1 level production line formula ADC gradesin(N-1), N-1 level production line formulas ADC
The input voltage V of gradein(N-1)The as simulation output V of N-2 level production lines formula ADC gradesout(N-2)；
Calibration equation is at this timeWherein CiFor the level production line formula
The capacitance of single sampling capacitance inside ADC grades, k are the digit of the level production line formula ADC grades；
3.3：N-2 grades obtained of numeral output D will be emulatedout(N-2)With the N-2 level production lines obtained in step 3.2
The simulation output V of formula ADC gradesout(N-2)It is restored to obtain the input of N-2 level production line formula ADC grades using calibration equation
Voltage Vin(N-2), the input voltage V of the N-2 level production lines formula ADC gradesin(N-2)As N-3 level production lines formula ADC
The simulation output V of gradeout(N-3)；
Calibration equation is at this time
3.4：It restores to obtain the input voltage of first order pipeline system ADC grades successively according to step 3.2 and 3.3 method
Vin(1)；
3.5：The input voltage V of first order pipeline system ADC grades obtained to step 3.4in(1)Carry out Fast Fourier Transform
Number of significant digit is calculated in analysis；
3.6：The yield value Gain (n) of each the n-th level production line formula ADC grade taken in step 3.2 is calculated
Number of significant digit is analyzed, and the value Gain (n) of corresponding n-th stage gain of number of significant digit maximum value is n-th after calibrating
Stage gain.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810109476.7A CN108233927A (en) | 2018-02-05 | 2018-02-05 | A kind of high-precision pipeline ADC front-end calibration method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810109476.7A CN108233927A (en) | 2018-02-05 | 2018-02-05 | A kind of high-precision pipeline ADC front-end calibration method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108233927A true CN108233927A (en) | 2018-06-29 |
Family
ID=62670564
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810109476.7A Pending CN108233927A (en) | 2018-02-05 | 2018-02-05 | A kind of high-precision pipeline ADC front-end calibration method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108233927A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109387777A (en) * | 2018-11-09 | 2019-02-26 | 中国航空工业集团公司洛阳电光设备研究所 | A kind of infrared processing adc circuit performance is than survey method |
| CN110061743A (en) * | 2019-04-17 | 2019-07-26 | 中国电子科技集团公司第二十四研究所 | A kind of error extracting method of production line analog-digital converter foreground digital calibration |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060176197A1 (en) * | 2005-02-07 | 2006-08-10 | Mcneill John A | Calibratable analog-to-digital converter system |
| US20130187801A1 (en) * | 2012-01-24 | 2013-07-25 | Synopsys, Inc. | Gain and dither capacitor calibration in pipeline analog-to-digital converter stages |
| CN103762982A (en) * | 2014-01-16 | 2014-04-30 | 东南大学 | Capacitance mismatch fast calibrating circuit of analog-digital converter and calibrating method |
| CN107359878A (en) * | 2017-08-17 | 2017-11-17 | 电子科技大学 | A kind of front-end calibration method of the pipeline ADC based on minimum quantization error |
| CN107453756A (en) * | 2017-08-17 | 2017-12-08 | 电子科技大学 | A kind of front-end calibration method for pipeline ADC |
-
2018
- 2018-02-05 CN CN201810109476.7A patent/CN108233927A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060176197A1 (en) * | 2005-02-07 | 2006-08-10 | Mcneill John A | Calibratable analog-to-digital converter system |
| US7312734B2 (en) * | 2005-02-07 | 2007-12-25 | Analog Devices, Inc. | Calibratable analog-to-digital converter system |
| US20130187801A1 (en) * | 2012-01-24 | 2013-07-25 | Synopsys, Inc. | Gain and dither capacitor calibration in pipeline analog-to-digital converter stages |
| CN103762982A (en) * | 2014-01-16 | 2014-04-30 | 东南大学 | Capacitance mismatch fast calibrating circuit of analog-digital converter and calibrating method |
| CN107359878A (en) * | 2017-08-17 | 2017-11-17 | 电子科技大学 | A kind of front-end calibration method of the pipeline ADC based on minimum quantization error |
| CN107453756A (en) * | 2017-08-17 | 2017-12-08 | 电子科技大学 | A kind of front-end calibration method for pipeline ADC |
Non-Patent Citations (2)
| Title |
|---|
| MAXIM INTEGRATED: "UNDERSTANDING PIPELINED ADCS", 《HTTPS://WWW.MAXIMINTEGRATED.COM/CN/DESIGN/TECHNICAL-DOCUMENTS/TUTORIALS/1/1023.HTML》 * |
| 唐伟文: "高速高精度流水线ADC数字校准算法研究与实现", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109387777A (en) * | 2018-11-09 | 2019-02-26 | 中国航空工业集团公司洛阳电光设备研究所 | A kind of infrared processing adc circuit performance is than survey method |
| CN110061743A (en) * | 2019-04-17 | 2019-07-26 | 中国电子科技集团公司第二十四研究所 | A kind of error extracting method of production line analog-digital converter foreground digital calibration |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107359878B (en) | Pipeline ADC front-end calibration method based on minimum quantization error | |
| CN107453756B (en) | Front-end calibration method for pipeline ADC | |
| CN103392297B (en) | Pipeline system ADC inter-stage error calibration | |
| CN101582696B (en) | Single redundant bit digital correction method used for assembly line A/D converter | |
| US8174423B2 (en) | Pipelined analog-to-digital converter and sub-converter stage | |
| CN102332919B (en) | Analog to digital converter | |
| CN101882929B (en) | Input common mode voltage offset compensation circuit of pipelined analog-to-digital converter | |
| US6169502B1 (en) | Pipelined analog-to-digital converter (ADC) systems, methods, and computer program products | |
| CN104426549B (en) | Multi-step ADC with sub-ADC calibration | |
| KR101774522B1 (en) | Pipe line successive approximation register analog to digital converter | |
| CN102751990A (en) | Pipelined analog-to-digital converter capable of improving dynamic performance | |
| WO2021003776A1 (en) | Pipelined analog-to-digital converter and output correction method therefor | |
| CN105634492B (en) | A kind of flow-line modulus converter | |
| CN101888246B (en) | Charge coupling pipelined analogue-to-digital converter with error correction function | |
| CN110504966B (en) | Calibration system and method of analog-to-digital converter | |
| CN108233927A (en) | A kind of high-precision pipeline ADC front-end calibration method | |
| CN1777037A (en) | Streamline structure A/D converter capable of inhibiting comparator detuning influence | |
| CN1877999A (en) | Analog-to-digital converter for sampling input flow line | |
| CN113271102B (en) | Pipelined analog-to-digital converter | |
| KR101644999B1 (en) | Low-Power Analog Digital Converter By Using Time-Domain Multi-Stage Interpolation | |
| CN110224701B (en) | Pipelined ADC | |
| CN103916126A (en) | Pipelined ADC circuit with digital correction module | |
| CN112600557B (en) | Pipelined ADC digital domain gain calibration method | |
| US7969334B2 (en) | Apparatus for correcting setting error in an MDAC amplifier | |
| Bakhtar et al. | Design and implementation of low power pipeline ADC |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20180629 |
|
| WD01 | Invention patent application deemed withdrawn after publication |