CN108170626A - A kind of 1553B bus softwares dynamic and configurable method - Google Patents

A kind of 1553B bus softwares dynamic and configurable method Download PDF

Info

Publication number
CN108170626A
CN108170626A CN201711292375.XA CN201711292375A CN108170626A CN 108170626 A CN108170626 A CN 108170626A CN 201711292375 A CN201711292375 A CN 201711292375A CN 108170626 A CN108170626 A CN 108170626A
Authority
CN
China
Prior art keywords
layer
bus
mbi
user
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711292375.XA
Other languages
Chinese (zh)
Other versions
CN108170626B (en
Inventor
逯计划
曾晓东
李礼
范祥辉
杜建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Aeronautics Computing Technique Research Institute of AVIC
Original Assignee
Xian Aeronautics Computing Technique Research Institute of AVIC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Aeronautics Computing Technique Research Institute of AVIC filed Critical Xian Aeronautics Computing Technique Research Institute of AVIC
Priority to CN201711292375.XA priority Critical patent/CN108170626B/en
Publication of CN108170626A publication Critical patent/CN108170626A/en
Application granted granted Critical
Publication of CN108170626B publication Critical patent/CN108170626B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/38Universal adapter
    • G06F2213/3852Converter between protocols

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)

Abstract

The present invention proposes a kind of 1553B bus softwares dynamic and configurable design, and the design includes user interface layer, three parts of driving layer and transport layer.User interface layer is run on host device processor with driving layer, and user interface layer supports two series of PowerPC, DSP, comprising the relevant parameter definition of user, provides required api interface to the user.Driving layer completes two parts function:1) the user configuration parameter that user interface layer is specified is passed into transport layer, and to family interface layer execution result back;2) interface provided transport layer is packaged, and shields the otherness of transport layer, realizes the decoupling of user interface layer and transport layer.Transport layer is run in 1553B modules, support two protocol chip of UT, ACE, can the setting of operating mode, clock frequency, twoport plot, I/O register plot etc. be completed according to the user configuration parameter that driving layer transmits, and realize the state control of 1553B, equipment control, network control, time control, message control, interrupt control function with priority orders.

Description

A kind of 1553B bus softwares dynamic and configurable method
Technical field
The present invention relates to a kind of software dynamic and configurable method, especially a kind of 1553B bus softwares dynamic and configurable side Method.
Background technology
1553B is a kind of digital time-devision system instruction/response type multiplex data bus, due to it have it is highly reliable, The features such as communication quality stabilization, expansion and easy maintenance, therefore very extensive answer has been obtained in Aerospace Electronics System With.The terminal being connected in 1553B buses has 3 types:Bus marco end (BC terminals), remote terminal (RT terminals) and bus Monitoring client (BM terminals).Information transmission in BC terminal managements and controlling bus, BM terminals receive the information in bus for total The test of line, RT terminals respond the instruction of BC terminals, perform data receiver and are operated with sending.
Current 1553B protocol chips widely used on the market are generally divided into two kinds of UT, ACE, at the host equipment of operation Reason device is divided into as PowerPC series and DSP series, and it is different to there may be multiplex operation pattern again under same host equipment 1553B buses.Traditional software development mode is usually according to different protocol chips, host-processor environment and operating mode 1553B softwares are designed, the lead time is long, and software development does not have inheritance, and reliability is difficult to ensure that, maintainable poor, and wastes A large amount of human and material resources.
The purpose of the present invention:Develop that lead time for bringing of mode is long, and reliability is difficult to ensure that solve traditional software, It is maintainable poor, and the problem of waste a large amount of human and material resources, the present invention, which proposes a kind of 1553B bus softwares dynamic, to be matched Method is put, software reliability and maintainability can be effectively improved, and greatly shorten software development cycle, reduces development cost.
Invention content
A kind of 1553B bus softwares dynamic and configurable method proposed by the present invention includes three parts:User interface layer is driven Dynamic layer, transport layer.
User interface layer is run on host device processor (PowerPC series or DSP series), provides standard to the user Api interface.Driving layer is also run on host device processor, main to complete two parts function:1) it is set according to user interface layer The customer parameter configuration transport layer put;2) hardware differences of transport layer are shielded for user interface layer.Transport layer runs on MBI moulds On block, protocol chip is UT or ACE, completes the encapsulation and decapsulation of 1553B agreements.
Technical solution:
A kind of 1553B bus softwares dynamic and configurable method:
1) user interface layer:
Identify the application demand of user under 1553B bus current main-stream hardware topologies (see Fig. 2) and different scenes, it is right It carries out classification summary, defines user's relevant parameter, and 1553B bus software different function is completed by different parameter configurations Loading.
The complete 1553B bus softwares api interface of a set of standard is defined, after 1553B bus software dynamic loads are completed, User can be by calling related api interface to obtain the status information of its needs.
User's relevant parameter includes operating mode, chip type, syllable sequence, clock frequency, twoport plot, I/O register area Plot, bus heading address, input/output communication heading address, each parameter definition are as follows:
A) functional mode:1:BC, 2:BM, 3:RT, 4:RTBM
B) chip type:0:ACE chips, 1:UT chips
C) syllable sequence:0:Big end pattern, 1:Little endian mode
D) system clock frequency is configured:20 or 40, unit:Microsecond
E) RT addresses:1~30
F) DPRAM plots:Data type is 32 unsigned ints
G) I/O register area plot:Data type is 32 unsigned ints
H) bus heading address:Data type is 16 unsigned ints
I) communication table first address is inputted:Data type is 16 unsigned ints
J) communication table first address is exported:Data type is 16 unsigned ints
User's api interface includes state control, equipment control, network control, time control, message control, interrupts control,
Physical interface is defined as follows:
a)OPEN:Open MBI equipment
b)CLOSE:Close MBI equipment
c)SOFTRESET:MBI warm resets
d)GETFUNCMODE:Obtain bus operation mode
e)GO:Start MBI modules, it can normal transmission
f)STOP:MBI stops function
g)BIT:It obtains MBI modules and powers on BIT results
h)SETWDT:WDT values are set
i)GETMBISTATU:Obtain the state of MBI modules under dedicated tunnel
j)GETRTCHSTATS:Obtain the channel status of specified RT
k)GETONLINERTINFO:Obtain the online situation of all RT under dedicated tunnel
l)GETVERSION:Obtain the version information of MBI module communication softwares under dedicated tunnel
m)PERIODBIT:Obtain MBI period BIT results under dedicated tunnel
n)CONNECT:Specified RT is connected in communication network
o)POLLING:Specified RT is detached from communication network
p)SETREALTIME:The RTC values of the specified MBI modules of setting
q)READREALTIME:Read the RTC values of specified MBI modules
r)READBLOCK:It reads to receive data from the input block of MBI modules
s)WRITEBLOCK:Transmission data is write to the transmission buffering area of MBI modules
t)REFRESHBLOCK:It checks and receives new data situation in the range of the certain logic number of specified bus
u)BMREADBLOCK:Under BM patterns, the data that BM is monitored are read
v)BMSETFILTER:Monitoring message under monitoring mode is selected to set
w)MBIINT:Interrupt service routine
2) layer is driven
Drivers design in this method support two protocol chip (ACE, UT), four kinds of operating modes (BC, BM, RT, RTBM), six kinds of hardware structures;Type of architecture is respectively:
Type one:UT, valid bus number are 0 to Host Administration all the way;
Type two:ACE, valid bus number are 0 to Host Administration all the way;
Type three:Two road UT of Host Administration, valid bus number are 0 and 1;
Type four:Two road ACE of Host Administration, valid bus number are 0 and 1;
Type five:Mono- road ACE of UT, valid bus number are followed successively by 0 and 1 to Host Administration all the way;
Type six:Mono- road UT of ACE, valid bus number are followed successively by 0 and 1 to Host Administration all the way.
Driving layer completes twoport plot, I/O register plot first, and 1553B buses table, input/output communication table load, so Different function modules is loaded according to the customer parameter that user interface layer is configured afterwards, realizes the dynamic configuration of software.Drive layer packet The function selecting module contained is as follows:
A) chip type selecting module;
B) operating mode selecting module;
C) syllable sequence selecting module;
D) clock frequency selecting module.
3) transport layer
The design and MBI hardware of transport layer software are (such as:Protocol chip) it is closely related, interface layer and protocol layer can be divided into. By software encapsulation, unified interface is mainly provided for drive software for interface layer;Protocol layer includes two function modules, and one is It is designed based on UT protocol chips, the other is designed based on ACE protocol chips, it is main to complete resources of chip initialization, clock frequency Mounting, message processing function are interrupted in rate setting.
Description of the drawings
Fig. 1 is the Software Architecture Design figure of the present invention,
Fig. 2 is MBI modules and host interconnection structure type figure.
Specific embodiment
Software Architecture Design proposed by the present invention such as Fig. 1 including user interface layer, drives layer, transport layer, and each layer is specifically determined Justice is as follows:
User interface layer defines the complete 1553B bus softwares api interface of a set of standard, when completion 1553B bus softwares After dynamic load, user can be by calling related api interface to obtain the status information of its needs.
User's relevant parameter includes operating mode, chip type, syllable sequence, clock frequency, twoport plot, I/O register area Plot, bus heading address, input/output communication heading address, each parameter definition are as follows:
A) functional mode:1:BC, 2:BM, 3:RT, 4:RTBM
B) chip type:0:ACE chips, 1:UT chips
C) syllable sequence:0:Big end pattern, 1:Little endian mode
D) system clock frequency is configured:20 or 40, unit:Microsecond
E) RT addresses:1~30
F) DPRAM plots:Data type is 32 unsigned ints
G) I/O register area plot:Data type is 32 unsigned ints
H) bus heading address:Data type is 16 unsigned ints
I) communication table first address is inputted:Data type is 16 unsigned ints
J) communication table first address is exported:Data type is 16 unsigned ints
The interface that the design of user's api interface may should be used comprising user as far as possible, be specifically defined see it is as follows:
a)OPEN:MBI equipment is opened, mainly completes the initialization operation of drive software, transmitting software
b)CLOSE:MBI equipment is closed, current device is set as no initializtion state
c)SOFTRESET:The reset of transmitting software and protocol chip is completed in MBI warm resets
d)GETFUNCMODE:Bus operation mode is obtained, referring specifically to hereafter " working condition definition "
e)GO:Start MBI modules, it can normal transmission
f)STOP:MBI stops function
g)BIT:MBI modules BIT is obtained as a result, referring specifically to hereafter " definition of BIT results "
h)SETWDT:WDT values are set, for BC functions
i)GETMBISTATU:The state of MBI modules under dedicated tunnel is obtained, referring specifically to hereafter " channel status definition "
j)GETRTCHSTATS:The channel status of specified RT is obtained, referring specifically to hereafter " channel status definition "
k)GETONLINERTINFO:The online situation of all RT under dedicated tunnel is obtained, referring specifically to hereafter " online RT Information defines "
l)GETVERSION:Obtain the version information of MBI module communication softwares under dedicated tunnel
m)PERIODBIT:MBI periods BIT is as a result, referring specifically to hereafter " channel status definition " under acquisition dedicated tunnel
n)CONNECT:Specified RT is connected in communication network, completes Network Management Function
o)POLLING:Specified RT is detached from communication network, completes Network Management Function
p)SETREALTIME:The RTC values of the specified MBI modules of setting, referring specifically to hereafter " local RTC is defined "
q)READREALTIME:The RTC values of specified MBI modules are read, referring specifically to hereafter " local RTC is defined "
r)READBLOCK:Complete the reception of 1553B data
s)WRITEBLOCK:Complete the transmission of 1553B data
t)REFRESHBLOCK:It checks and receives new data situation in the range of the certain logic number of specified bus
u)BMREADBLOCK:Under BM patterns, the data that BM is monitored are read
v)BMSETFILTER:Monitoring message under monitoring mode is selected to set, referring specifically to hereafter " filtering disappears under MT patterns Cease type definition "
w)MBIINT:Interrupt service routine, referring specifically to hereafter " definition of interruption code table "
Each api interface returns to state and is defined as follows:
A) working condition defines
Working condition defines:1:STOP, 2:GO, 3:BIT
B) channel status defines
RT addresses:1~30
Channel A condition:0:Normally, 1:It is abnormal, 0xFF:It is not present
Channel B state:0:Normally, 1:It is abnormal, 0xFF:It is not present
C) online RT information definition
Online RT quantity:1~32
Online RT addresses:0~31
D) local RTC is defined
Local RTC definition, when clock frequency is 20us, since 32 RTC clock sizes cannot represent the time of one day, So it needs that rtcM is used to be used as " morning and afternoon markers " block time segment.When clock frequency is 40us, without using " morning and afternoon Markers " word.
rtcH:Rtc high 16
rtcM:16/morning and afternoon markers in rtc
rtcL:Rtc is 16 low
E) filter message type definition under MT patterns
0:Type is not differentiated between, is read one by one
1:Send message (RT->BC)
2:Receive message (BC->RT)
3:Vector font is inquired
4:Band data word synchronizes (WDT)
5:RT-RT message
6:Retain
7:Broadcast self-test
8:It is ordered during broadcast system pair
9:Querying command
F) BIT results define
By big end pattern definition item-dividing test as a result, the test knot of each one test item of expression of bit0~bit13 Fruit (0:Pass through, 1:Do not pass through), remaining position retains.
bit0:RTC test results
bit1:DPRAM test results
bit2:Cpu test result
bit3:Protocol chip test result
bit4:Module transfer layer heartbeat
G) code table definition is interrupted
Interrupt code:Without 16 types of symbol
Interrupt code additional parameter:Without 16 types of symbol
Driving layer completes twoport plot, I/O register plot first, and 1553B buses table, input/output communication table load, so Different function modules is loaded according to the customer parameter that user interface layer is configured afterwards, realizes the dynamic configuration of software.Drive layer packet The function selecting module contained is as follows:
A) chip type selecting module:According to different chip type parameter loading UT branches or ACE branches;
B) operating mode selecting module:According to different operating mode parameter loading BC, BM, RT or RTBM branches;
C) syllable sequence selecting module:According to different byte order parameter loading big ends or small end branch;
D) clock frequency selecting module:20 υ s or 40 υ s branches are loaded according to different clock frequency parameters.
The design and MBI hardware of transport layer software are (such as:Protocol chip) it is closely related, interface layer and protocol layer can be divided into. By software encapsulation, unified interface is mainly provided for drive software for interface layer;Protocol layer includes two function modules, and one is It is designed based on UT protocol chips, the other is designed based on ACE protocol chips, it is main to complete resources of chip initialization, clock frequency Mounting, message processing function are interrupted in rate setting.

Claims (3)

1. a kind of 1553B bus softwares dynamic and configurable method including user interface layer, drives layer, transport layer;Its feature exists In:
1) user interface layer:
It identifies the application demand of user under 1553B bus Current hardware topological structures and different scenes, classification summary is carried out to it, User's relevant parameter is defined, the loading of 1553B bus software different function is completed by different parameter configurations;
1553B bus software api interfaces are defined, after 1553B bus software dynamic loads are completed, user can be by calling phase Close the status information that api interface obtains its needs;
User's relevant parameter includes operating mode, chip type, syllable sequence, clock frequency, twoport plot, I/O register area base Location, bus heading address, input/output communication heading address, each parameter definition are as follows:
A) functional mode:1:BC, 2:BM, 3:RT, 4:RTBM
B) chip type:0:ACE chips, 1:UT chips
C) syllable sequence:0:Big end pattern, 1:Little endian mode
D) system clock frequency is configured:20 or 40, unit:Microsecond
E) RT addresses:1~30
F) DPRAM plots:Data type is 32 unsigned ints
G) I/O register area plot:Data type is 32 unsigned ints
H) bus heading address:Data type is 16 unsigned ints
I) communication table first address is inputted:Data type is 16 unsigned ints
J) communication table first address is exported:Data type is 16 unsigned ints
User's api interface includes state control, equipment control, network control, time control, message control, interrupts control, specifically Interface is defined as follows:
a)OPEN:Open MBI equipment
b)CLOSE:Close MBI equipment
c)SOFTRESET:MBI warm resets
d)GETFUNCMODE:Obtain bus operation mode
e)GO:Start MBI modules, it can normal transmission
f)STOP:MBI stops function
g)BIT:It obtains MBI modules and powers on BIT results
h)SETWDT:WDT values are set
i)GETMBISTATU:Obtain the state of MBI modules under dedicated tunnel
j)GETRTCHSTATS:Obtain the channel status of specified RT
k)GETONLINERTINFO:Obtain the online situation of all RT under dedicated tunnel
l)GETVERSION:Obtain the version information of MBI module communication softwares under dedicated tunnel
m)PERIODBIT:Obtain MBI period BIT results under dedicated tunnel
n)CONNECT:Specified RT is connected in communication network
o)POLLING:Specified RT is detached from communication network
p)SETREALTIME:The RTC values of the specified MBI modules of setting
q)READREALTIME:Read the RTC values of specified MBI modules
r)READBLOCK:It reads to receive data from the input block of MBI modules
s)WRITEBLOCK:Transmission data is write to the transmission buffering area of MBI modules
t)REFRESHBLOCK:It checks and receives new data situation in the range of the certain logic number of specified bus
u)BMREADBLOCK:Under BM patterns, the data that BM is monitored are read
v)BMSETFILTER:Monitoring message under monitoring mode is selected to set
w)MBIINT:Interrupt service routine
2) layer is driven
Driving layer completes twoport plot, I/O register plot, 1553B buses table, the loading of input/output communication table, Ran Hougen first Different function modules is loaded according to the customer parameter of user interface layer configuration, realizes the dynamic configuration of software;Driving layer includes Function selecting module is as follows:
A) chip type selecting module;
B) operating mode selecting module;
C) syllable sequence selecting module;
D) clock frequency selecting module.
3) transport layer
Transport layer software is divided into interface layer and protocol layer;Interface layer provides unified interface for drive software by software encapsulation; Protocol layer includes two function modules, and one is designed based on UT protocol chips, the other is designed based on ACE protocol chips, It completes resources of chip initialization, clock frequency setting, interrupt mounting, message processing function.
2. a kind of 1553B bus softwares dynamic and configurable method according to claim 1, it is characterised in that:The driving Layer Software for Design supports ACE and UT protocol chips, BC, BM, tetra- kinds of operating modes of RT, RTBM, six kinds of hardware structures.
3. a kind of 1553B bus softwares dynamic and configurable method according to claim 2, it is characterised in that:The driving Six kinds of hardware structures are in layer:
Type one:UT, valid bus number are 0 to Host Administration all the way;
Type two:ACE, valid bus number are 0 to Host Administration all the way;
Type three:Two road UT of Host Administration, valid bus number are 0 and 1;
Type four:Two road ACE of Host Administration, valid bus number are 0 and 1;
Type five:Mono- road ACE of UT, valid bus number are followed successively by 0 and 1 to Host Administration all the way;
Type six:Mono- road UT of ACE, valid bus number are followed successively by 0 and 1 to Host Administration all the way.
CN201711292375.XA 2017-12-07 2017-12-07 1553B bus software dynamic configurable method Active CN108170626B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711292375.XA CN108170626B (en) 2017-12-07 2017-12-07 1553B bus software dynamic configurable method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711292375.XA CN108170626B (en) 2017-12-07 2017-12-07 1553B bus software dynamic configurable method

Publications (2)

Publication Number Publication Date
CN108170626A true CN108170626A (en) 2018-06-15
CN108170626B CN108170626B (en) 2021-06-01

Family

ID=62524766

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711292375.XA Active CN108170626B (en) 2017-12-07 2017-12-07 1553B bus software dynamic configurable method

Country Status (1)

Country Link
CN (1) CN108170626B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109450761A (en) * 2018-12-20 2019-03-08 成都旋极历通信息技术有限公司 A kind of multi-functional 1553B communication module
CN109815179A (en) * 2018-12-28 2019-05-28 北京精密机电控制设备研究所 A kind of 1553B bus product component
CN111708347A (en) * 2020-06-08 2020-09-25 湖北三江航天万峰科技发展有限公司 Control equipment testing device and method based on vector word
CN112231259A (en) * 2020-10-15 2021-01-15 天津津航计算技术研究所 1553B bus control method
CN114721977A (en) * 2022-03-28 2022-07-08 一汽解放汽车有限公司 Drive control method, device and system, electronic equipment and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1963784A (en) * 2006-12-13 2007-05-16 北京航空航天大学 Method and apparatus to realize universal emulation by emulation apparatus based on 1553B bus
US20080070196A1 (en) * 2006-08-23 2008-03-20 United Space Alliance, Llc Docked emulation system
CN102647320A (en) * 2012-04-09 2012-08-22 中国电子科技集团公司第五十八研究所 Integrated circuit suitable for high-speed 1553 bus protocol control
CN105553804A (en) * 2015-12-11 2016-05-04 中国航空工业集团公司西安航空计算技术研究所 Variable-rate 1553B protocol processor circuit and method
CN206498406U (en) * 2017-01-24 2017-09-15 北京国科天迅科技有限公司 A kind of network automatically test systems of FC AE 1553

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080070196A1 (en) * 2006-08-23 2008-03-20 United Space Alliance, Llc Docked emulation system
CN1963784A (en) * 2006-12-13 2007-05-16 北京航空航天大学 Method and apparatus to realize universal emulation by emulation apparatus based on 1553B bus
CN102647320A (en) * 2012-04-09 2012-08-22 中国电子科技集团公司第五十八研究所 Integrated circuit suitable for high-speed 1553 bus protocol control
CN105553804A (en) * 2015-12-11 2016-05-04 中国航空工业集团公司西安航空计算技术研究所 Variable-rate 1553B protocol processor circuit and method
CN206498406U (en) * 2017-01-24 2017-09-15 北京国科天迅科技有限公司 A kind of network automatically test systems of FC AE 1553

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
周密等: ""1553B总线协议IP核设计与实现"", 《电子器件》 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109450761A (en) * 2018-12-20 2019-03-08 成都旋极历通信息技术有限公司 A kind of multi-functional 1553B communication module
CN109815179A (en) * 2018-12-28 2019-05-28 北京精密机电控制设备研究所 A kind of 1553B bus product component
CN111708347A (en) * 2020-06-08 2020-09-25 湖北三江航天万峰科技发展有限公司 Control equipment testing device and method based on vector word
CN111708347B (en) * 2020-06-08 2021-09-14 湖北三江航天万峰科技发展有限公司 Control equipment testing device and method based on vector word
CN112231259A (en) * 2020-10-15 2021-01-15 天津津航计算技术研究所 1553B bus control method
CN112231259B (en) * 2020-10-15 2023-03-14 天津津航计算技术研究所 1553B bus control method
CN114721977A (en) * 2022-03-28 2022-07-08 一汽解放汽车有限公司 Drive control method, device and system, electronic equipment and storage medium

Also Published As

Publication number Publication date
CN108170626B (en) 2021-06-01

Similar Documents

Publication Publication Date Title
CN108170626A (en) A kind of 1553B bus softwares dynamic and configurable method
CN105051706B (en) The equipment of operation for the low-power PHY with PCIE protocol stacks, method and system
CN105868149B (en) Serial port information transmission method and device
CN102347896B (en) Ethernet-based platform for loading FPGA (Field Programmable Gate Array) and DSP (Digital Signal Processor) and implementation method thereof
CN101369927B (en) Universal remote automatic data acquisition system
WO2018208430A1 (en) Input/output direction decoding in mixed vgpio state exchange
WO2018147955A1 (en) Multi-port multi-sideband-gpio consolidation technique over a multi-drop serial bus
US4156931A (en) Digital data communications device with standard option connection
CN108628784B (en) Serial communicator and serial communication system
US20030033374A1 (en) Method and system for implementing a communications core on a single programmable device
CN112583824A (en) Protocol conversion configuration system and method based on OPC UA
CN102984258A (en) Internet of things data transmission method and adapter
CN110096291A (en) Power management chip upgrades circuit, method and the network equipment
CN109542481A (en) A kind of multi-mode Multifunctional tester automatically configures device and method
CN102594871B (en) A kind of data encapsulation method, system, adapter and Internet of things middleware
CN110287141B (en) FPGA (field programmable Gate array) reconstruction method and system based on multiple interfaces
CN112511215A (en) Data channel switching method and terminal equipment
CN113625630B (en) Device for remote control of single-chip microcomputer operation by upper computer
CN115567348A (en) Edge gateway device with multiple adaptive capabilities and electronic equipment
CN111414327B (en) Network device
CN106644175A (en) Calorimeter using IOT sensing module with information processing
CN114205193A (en) Energy efficiency thing networking gateway of remote debugging configuration
Prasad et al. Interfacing architecture between telemetry and on-board computer for a nanosatellite
CN106370253A (en) Concentrator system applied to remote transmitting gas meter
JP2579428B2 (en) Method and apparatus for initializing an ISDN adapter card plugged into a workstation operating as an ISDN primary gateway

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant