CN107068745A - A kind of field-effect transistor and preparation method thereof - Google Patents

A kind of field-effect transistor and preparation method thereof Download PDF

Info

Publication number
CN107068745A
CN107068745A CN201611206251.0A CN201611206251A CN107068745A CN 107068745 A CN107068745 A CN 107068745A CN 201611206251 A CN201611206251 A CN 201611206251A CN 107068745 A CN107068745 A CN 107068745A
Authority
CN
China
Prior art keywords
crystal
dimensional
pdms
layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201611206251.0A
Other languages
Chinese (zh)
Inventor
何家琪
何大伟
张璐
赵思淇
王永生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Jiaotong University
Original Assignee
Beijing Jiaotong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Jiaotong University filed Critical Beijing Jiaotong University
Priority to CN201611206251.0A priority Critical patent/CN107068745A/en
Publication of CN107068745A publication Critical patent/CN107068745A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors

Abstract

Van der Waals hetero-junctions with the features such as its atomic level interface, prominent mechanical flexibility and high chemical stability by the research band of functional form hetero-junctions to a new epoch.Its layer coupling characteristic to have broken the constraint when selection prepares material, and eliminates huge limitation of the traditional material when preparing heterojunction structure.It is simple the invention is intended to provide a kind of technological process, low is required to Lattice Matching between substrate and different materials, the technique such as material doped need not be carried out, but utilize van der waals force that two kinds of different two dimensional crystals are constituted into heterojunction structure, the heterojunction structure, which is recycled, as conducting channel material prepares field-effect transistor and preparation method thereof.

Description

A kind of field-effect transistor and preparation method thereof
Technical field
The present invention relates to two-dimension nano materials preparation and its preparation method of field-effect transistor, Fan Dewa is mainly used Two kinds of different two dimensional crystals are constituted heterojunction structure by Er Sili, are prepared by the use of the heterojunction structure as conducting channel material Field-effect transistor, the device is applied to the fields such as integrated circuit.
Background technology
As device size is less and less in IC industry, the thing of traditional silicon-based semiconductor progressively close to material in itself Manage the limit.Microelectronic technology is more and more by short-channel effect, quantum tunneling effect, the challenge of the factor such as power attenuation, It is badly in need of finding the generation semiconductor material for being capable of substituted for silicon.
With the discovery of graphene in 2004, start to start the tide of a burst of study two-dimensional material.When transition metal dithionite When compound (TMDCs) is changed into two-dimensional structure from body material, the band structure of electronics can be changed into direct band gap from indirect band gap, this meeting The optically and electrically performance of transition metal dichalcogenide is changed a lot, be described as " graphene " of semiconductor circle.Two Material is tieed up with its ultra-thin material thickness, carrier mobility and band gap width controllable, it is the absorption coefficient of light of superelevation, good Not the advantages of strict Lattice Matching not being needed between electric conductivity, extraordinary mechanical strength, ductility, flexibility, different materials, Great application has been shown in terms of the efficient solar cell of semiconductor, photo-detector, electronics and optoelectronic device applications Potentiality.
Among these, as the molybdenum disulfide in transition metal dichalcogenide, tungsten disulfide and stannic disulfide etc. have wider band Gap is conducive to overcoming the short-channel effect of device, prepares smaller size of device;Material has layer structure, between layers Only it is combined together by faint van der waals force, two-dimensional material is prepared into easily by mechanical stripping method.
What is more important, these two dimensional crystals can be used for preparing new heterojunction structure, and between different materials It can be combined together by Van der Waals for, it is not necessary to strict Lattice Matching, and fundamentally bring leather to material science The progress of life property.
Field-effect transistor preparation technology needs, the multiple tracks complicated technology such as doping thermally grown by backing material at this stage, And it is strict for the Lattice Matching requirement between substrate and growth material.This patent is intended to provide a kind of technological process simply, Low is required to Lattice Matching between substrate and different materials, it is not necessary to carry out the technique such as material doped, but utilize van der Waals Two kinds of different two dimensional crystals are constituted heterojunction structure by power, are recycled the heterojunction structure as conducting channel material and are prepared field Effect transistor and preparation method thereof.
The content of the invention
Based on above mentioned problem, the invention provides a kind of preparation method of field-effect transistor:
Step one, the preparation of two dimensional crystal:PET pad pastings are cut into two 2 × 5cm oblong-shaped, by high-purity crystals (graphite or sulphide crystals) are placed between two panels PET film adhesive faces, two panels PET film is constantly contacting and separating and are reached and make crystal Thinning purpose.Then PET film adhesive faces are contacted with PDMS (dimethyl silicone polymer) and again slowly opened PET film, one Divide crystal to be transferred on PDMS, realize the preparation of individual layer or few layer graphene or two-dimentional sulphide crystals sample.
Screening, the transfer of step 2, two-dimensional graphene and sulfide:The PDMS that crystal is carried in step one is taken, is put To micro- Microscopic observation, desired two dimensional crystal is filtered out using the contrast of light microscope.Then two-dimentional sulfide is shifted Crystal, PDMS is contacted with silicon substrate, then PDMS is slowly opened, and so two-dimentional sulphide crystals have been branched on silicon substrate.
Step 3, by means of light microscope, few layer graphene of acquisition is covered on few layer of two-dimentional sulphide crystals, Few layer graphene and the two-dimentional sulphide crystals of few layer are combined together to form heterojunction structure using van der waals force.
Step 4, the preparation of field-effect transistor:The silicon substrate that thin layer is found in step 2 is taken, is soaked with acetone soln, Then quick one layer of PMMA photoresist of spin coating again, the silicon chip for coating photoresist is put on hot plate and toasted.Silicon substrate is put and covered Film version, the exposure of electrode is carried out with electron beam exposure apparatus.It is 1 with mass ratio:3 methylisobutylketone and isopropanol mixed liquor is made For developing liquid developing, and with IPA it is fixing after dried up with drying nitrogen.Electron beam evaporation is in the substrate two dimensional crystal different with two kinds Constitute deposited metal thin film electrode layer on heterojunction structure.
In the step one, 1) raw material used for high-purity graphite or vulcanization object materials;2) wherein PDMS is WillSubstrate and consolidant are according to 10 in 184 elastomer silicone external members:1 ratio is mixed, before use First several layers of its clean surface of guarantee above are torn off with adhesive tape;3) wherein PET pad pastings are the PET material hands used in living Faint Van der Waals between machine film, the weaker graphite or vulcanization object crystal easily against high-purity of its viscosity;4) PET film The number of times being contacting and separating is thinning and be uniformly paved with PET film surface until visually observing crystal thickness by make decision, and increases Separate the probability of individual layer or few layer.In the step 2, used light microscope is outfit xy directions mobile platform Model.In the step 3, Powerful Light Microscope and PDMS light transmission features are relied primarily on, realizes that graphene vulcanizes with two dimension The accurate assembling of thing hetero-junctions;In the step 4, spin coating photoresist speed is 5000 rpms, and thickness is 200 nanometers;Dry Roasting temperature is 180 degrees Celsius, 1 minute time;The developing liquid developing time is 40 seconds, and fixing time is 30 seconds;Electron beam evaporation sinks Long-pending metal electrode is titanium and gold.
Beneficial effects of the present invention:
Two-dimensional graphene and sulphide crystals that the present invention was prepared on PDMS substrates using mechanical stripping method before this, composition After two-dimensional hetero-junction, it is transferred on silicon substrate, recycles it to prepare field-effect transistor.Two dimensional crystal and its heterogeneous section Preparation manipulation is simple, quick, cost is low, without the need for doping process is passed through, remains material itself intrinsic property.Utilize two The thickness property of graphene and sulfide Nano grade is tieed up, device size can be effectively reduced.
The present invention passes through lot of experiment validation, a kind of effective preparation method is summed up, compared to existing transistor Preparation method, not only technique is simple, and the requirement to substrate is lower, while material ultra-thin characteristic in itself, can build The device of vertical stratification, reduces device size.
Brief description of the drawings
Fig. 1:Two-dimentional sulfide is prepared and transfer schematic diagram (a) preparation process (b) transfer process(Two dimensional crystal hetero-junctions system Standby schematic diagram (a) two dimensional crystal preparation process (b) two dimensional crystal hetero-junctions assembling process);
Fig. 2:Stannic disulfide phenogram (a) AFM phenogram (b) transistor light microscopic figure;
Fig. 3:Two-dimentional sulphide crystals pipe light microscopic figure (a) boron nitride is two selenizing molybdenum transistors of insulating barrier
(b) two selenizing molybdenum transistor (c) orpiment transistor;
Fig. 4:Field-effect transistor structure schematic diagram.
Embodiment
Following instance further illustrates the present invention, but not as a limitation of the invention.
Embodiment one
Step one, two-dimensional graphene and stannic disulfide crystal are prepared first:Shown in its step such as Fig. 1 (a), by PET pad pastings Two 2 × 5cm oblong-shaped is cut into, high purity graphite or stannic disulfide crystal are placed between two panels PET film adhesive faces, Two panels PET film is set constantly to be contacting and separating, it is thinning and be uniformly paved with PET film surface until visually observing crystal thickness;Make First several layers of its clean surface of guarantee above PDMS are torn off with preceding with adhesive tape;Then PET film adhesive faces are contacted again with PDMS PET film is slowly opened, a part of crystal is transferred on PDMS, realize the system of two-dimensional graphene and stannic disulfide crystal prototype It is standby.
Step 2, screening, the transfer of two-dimensional graphene and stannic disulfide crystal:The PDMS that crystal is carried in step one is taken, 500 times of micro- Microscopic observation is put it to, desired two dimensional crystal is filtered out using the contrast of light microscope;Then turn Stannic disulfide sample therein is moved, shown in its step such as Fig. 1 (b), PDMS is contacted with silicon substrate, then PDMS is slowly opened, So two-dimentional stannic disulfide crystal has been branched on silicon substrate;
Step 3 is slow close to two-dimentional two sulphur by the PDMS with graphene using high-power microscope and displacement platform Change the silicon substrate of tin, utilize few layer graphene of high-power microscope and the PDMS accurate ad-hoc location by acquisition of light transmission features It is covered on few layer of two-dimentional stannic disulfide crystal, will few layer graphene and the two-dimentional sulphide crystals of few layer using van der waals force It is combined together to form heterojunction structure.
Step 4, the preparation based on the heterogeneous section transistor of two-dimensional graphene and stannic disulfide:Its structural representation such as Fig. 4 institutes Show, for preparing is shown in light microscopic hypograph such as Fig. 2 (b) based on the heterogeneous section transistor of two-dimensional graphene and stannic disulfide;With third Silicon chip of the ketone solution immersion with layer material;One layer of PMMA photoresist of quick spin coating, speed is 5000 rpms, thickness For 200 nanometers;The silicon chip for coating photoresist is put on hot plate and toasted, baking temperature is 180 degrees Celsius, 1 minute time;By silicon Piece puts mask plate, and the exposure of electrode is carried out with electron beam exposure apparatus;It is 1 with mass ratio:3 methylisobutylketone and isopropanol is mixed Liquid is closed as developing liquid developing, and with IPA it is fixing after dried up with drying nitrogen, the developing liquid developing time is 40 seconds, fixing time For 30 seconds;Electron beam evaporation in substrate and based on deposited metal thin film electrode layer in two-dimensional graphene and the heterogeneous section of stannic disulfide, The metal electrode of electron-beam evaporation is the titanium of 5 nanometer thickness and the gold of 60 nanometer thickness.
Embodiment two
Step one, two-dimensional graphene and two-dimentional crystal of molybdenum disulfide are prepared first, shown in its step such as Fig. 1 (a), by PET Pad pasting is cut into two 2 × 5cm oblong-shaped, by high purity graphite or crystal of molybdenum disulfide be placed in two panels PET film adhesive faces it Between, two panels PET film is constantly contacting and separating, it is thinning and be uniformly paved with PET film surface until visually observing crystal thickness; First several layers of its clean surface of guarantee above PDMS are torn off using preceding with adhesive tape;Then PET film adhesive faces are contacted with PDMS PET film is slowly opened again, a part of crystal is transferred on PDMS, realize the system of two-dimensional graphene and crystal of molybdenum disulfide sample It is standby.
Step 2, screening, the transfer of two-dimentional molybdenum disulfide:The PDMS that crystal is carried in step one is taken, 500 times are put it to Micro- Microscopic observation, desired two dimensional crystal, the general 4 layers of left side of sample of screening are filtered out using the contrast of light microscope It is right;Then sample is shifted, shown in its step such as Fig. 1 (b), the hBN (hexagonal boron nitride) of a thickness is transferred to silicon substrate in advance On as insulating barrier, PDMS is contacted with covering hBN silicon substrate, then PDMS is slowly opened, such two dimensional crystal is branched to On silicon substrate.
Step 3, by means of light microscope, few layer of two-dimentional crystal of molybdenum disulfide is covered in by few layer graphene of acquisition On, using van der waals force by few layer graphene and the two-dimentional step 3 of few layer, by means of light microscope, by few layer of acquisition Graphene is covered in few layer of two-dimentional crystal of molybdenum disulfide, will few layer graphene and two-dimentional two sulphur of few layer using van der waals force Change molybdenum crystal combination and constitute heterojunction structure together.Crystal combination constitutes heterojunction structure together.
Step 4, the preparation based on the heterogeneous section transistor of two-dimensional graphene and molybdenum disulfide:Its structural representation such as Fig. 4 institutes Show, for preparing is shown in light microscopic hypograph such as Fig. 3 (a) based on two-dimensional graphene and molybdenum disulfide hetero-junctions;Use acetone soln Silicon chip of the immersion with layer material;One layer of PMMA photoresist of quick spin coating, speed is 5000 rpms, and thickness is received for 200 Rice;The silicon chip for coating photoresist is put on hot plate and toasted, baking temperature is 180 degrees Celsius, 1 minute time;Silicon chip is put Mask plate, the exposure of electrode is carried out with electron beam exposure apparatus;It is 1 with mass ratio:3 methylisobutylketone and isopropanol mixed liquor is made For developing liquid developing, and with IPA it is fixing after dried up with drying nitrogen, the developing liquid developing time is 40 seconds, and fixing time is 30 seconds; Electron beam evaporation is in substrate and based on two-dimensional graphene and step 3, by means of light microscope, by few layer graphene of acquisition It is covered in few layer of two-dimentional crystal of molybdenum disulfide, using van der waals force will layer graphene and the two-dimentional molybdenum disulfide of few layer be brilliant less Body is combined together to form heterojunction structure.Deposited metal thin film electrode layer on hetero-junctions, the metal electricity of electron-beam evaporation The extremely titanium of 10 nanometer thickness and the gold of 60 nanometer thickness.
Embodiment three
Step one, two-dimensional graphene and two selenizing molybdenum crystal are prepared first, shown in its step such as Fig. 1 (a), by PET pad pastings Two 2 × 5cm oblong-shaped is cut into, two high purity graphites or two selenizing molybdenum crystal are placed between two panels PET film adhesive faces, Two panels PET film is set constantly to be contacting and separating, it is thinning and be uniformly paved with PET film surface until visually observing crystal thickness;Make First several layers of its clean surface of guarantee above PDMS are torn off with preceding with adhesive tape;Then PET film adhesive faces are contacted again with PDMS PET film is slowly opened, a part of crystal is transferred on PDMS, realize the system of two-dimensional graphene and two selenizing molybdenum crystal prototypes It is standby.
Step 2, screening, the transfer of two-dimentional two selenizings molybdenum crystal:The PDMS that crystal is carried in step one is taken, is put it to 500 times of micro- Microscopic observation, desired two-dimentional two selenizings molybdenum crystal is filtered out using the contrast of light microscope, screening General 3 layers or so of sample;Then sample is shifted, shown in its step such as Fig. 1 (b), PDMS is contacted with silicon substrate, then PDMS is delayed Slowly open, such two dimensional crystal has been branched on silicon substrate.
Step 3, by means of light microscope, the few layer of selenizing molybdenum crystal of two dimension two is covered in by few layer graphene of acquisition On, using van der waals force hetero-junctions knot will be constituted together with the two-dimentional two selenizing molybdenum crystal combination of few layer graphene and few layer Structure.
Step 4, the preparation based on the heterogeneous section transistor of two-dimensional graphene and two selenizing molybdenums:Its structural representation such as Fig. 4 institutes Show, for preparing is shown in light microscopic hypograph such as Fig. 3 (b) based on two-dimensional graphene and molybdenum disulfide hetero-junctions;Use acetone soln Silicon chip of the immersion with layer material;One layer of PMMA photoresist of quick spin coating, speed is 5000 rpms, and thickness is received for 200 Rice;The silicon chip for coating photoresist is put on hot plate and toasted, baking temperature is 180 degrees Celsius, 1 minute time;Silicon chip is put Mask plate, the exposure of electrode is carried out with electron beam exposure apparatus;It is 1 with mass ratio:3 methylisobutylketone and isopropanol mixed liquor is made For developing liquid developing, and with IPA it is fixing after dried up with drying nitrogen, the developing liquid developing time is 40 seconds, and fixing time is 30 seconds; Electron beam evaporation deposited metal thin film electrode layer on substrate and two-dimentional sulfide, the metal electrode of electron-beam evaporation is 10 The gold of the titanium of nanometer thickness and 60 nanometer thickness.
Embodiment four
Step one, two-dimensional graphene and two-dimentional orpiment crystal are prepared first, will shown in its step such as Fig. 1 (a) PET pad pastings are cut into two 2 × 5cm oblong-shaped, and two high purity graphites or orpiment crystal are placed in into two panels PET film glues Between property face, two panels PET film is set constantly to be contacting and separating, it is thinning and be uniformly paved with PET film until visually observing crystal thickness Surface;First several layers of its clean surface of guarantee above PDMS are torn off before using with adhesive tape;Then by PET film adhesive faces with PDMS contacts again slowly open PET film, and a part of crystal is transferred on PDMS, realize that two-dimensional graphene and orpiment are brilliant The preparation of body sample.
Step 2, screening, the transfer of two-dimentional orpiment crystal:The PDMS that crystal is carried in step one is taken, is put To 500 times of micro- Microscopic observation, desired two dimensional crystal is filtered out using the contrast of light microscope, the sample of screening is thin General 4 layers or so of region of layer;Then sample is shifted, shown in its step such as Fig. 1 (b), PDMS is contacted with silicon substrate, then by PDMS Slowly open, so two-dimentional orpiment crystal has been branched on silicon substrate.
Step 3, the preparation of orpiment transistor:Its structural representation is as shown in figure 4, trisulfides two prepared Arsenic transistor is shown in light microscopic hypograph such as Fig. 3 (c);The silicon chip with layer material is soaked with acetone soln;Quick spin coating one Layer PMMA photoresists, speed is 5000 rpms, and thickness is 200 nanometers;The silicon chip for coating photoresist is put on hot plate and dried Roasting, baking temperature is 180 degrees Celsius, 1 minute time;Silicon chip is put into mask plate, the exposure of electrode is carried out with electron beam exposure apparatus Light;It is 1 with mass ratio:3 methylisobutylketone and isopropanol mixed liquor as developing liquid developing, and with IPA it is fixing after use drying Nitrogen is dried up, and the developing liquid developing time is 40 seconds, and fixing time is 30 seconds;Electron beam evaporation is in substrate and two-dimentional orpiment Upper deposited metal thin film electrode layer, the metal electrode of electron-beam evaporation is the titanium of 5 nanometer thickness and the gold of 60 nanometer thickness.

Claims (6)

1. the invention belongs to transistor arts, and in particular to a kind of field-effect transistor and preparation method thereof, its feature exists In:Including substrate, the grid on substrate is arranged at, the insulating barrier of gate surface is arranged at, two on above-mentioned insulating barrier are arranged at Semiconductor layer is tieed up, the source electrode being arranged on the two-dimensional semiconductor layer and drain electrode, the two-dimensional semiconductor layer are broken for crystal structure Bad few, purity is high, the two-dimentional sulphide crystals group of the graphene of only several atomic layer level thickness and only several atomic layer level thickness Into hetero-junctions, it is ensured that the electric property of thin film transistor (TFT).
2. field-effect transistor according to claim 1, it is characterised in that:1) backing material can be silicon substrate, also may be used To be Sapphire Substrate;2) grid material can be substrate silicon simultaneously as grid or Titanium, gold, palladium etc.;3) absolutely Edge layer can be silica, boron nitride etc.;4) two-dimentional sulphide crystals layer can be tungsten disulfide, molybdenum disulfide, curing Tin etc.;5) source electrode and drain material can be titanium, gold, palladium etc..
3. according to claim 1 and 2, two dimensional crystal semiconductor layer preparation method meets following feature:Described graphene and two Dimension sulphide crystals are to use the method for mechanical stripping or prepared using chemical vapour deposition technique, mechanical stripping method operation letter Single, quick, cost is low, and chemical vapour deposition technique can grow large-area two-dimensional crystal.Described graphene and two dimension vulcanizes Thickness of the thickness of thing two-dimensional semiconductor in 1-8 atomic layer.
4. according to claim 1,2 and 3, the two-dimensional semiconductor meets following feature using the method for mechanical stripping:1) prepare Process makes two panels PET film constantly be contacting and separating and reaches and make crystal for crystal is placed between two panels rectangle PET film adhesive faces Thinning purpose.Then PET film adhesive faces are contacted with PDMS (dimethyl silicone polymer) and separated again, a part of crystal is transferred to On PDMS, the preparation of sample is realized.Then using light microscope contrast screening two dimensional crystal, then it is shifted from PDMS Onto silicon substrate;2) wherein PDMS is to incite somebody to actionSubstrate and consolidant are according to 10 in 184 elastomer silicone external members: 1 ratio is mixed, and first several layers of its clean surface of guarantee above are torn off with adhesive tape using preceding;3) wherein PET pad pastings are The PET material Mobile phone films used in life, its viscosity is weaker easily against Van der Waals for faint between two dimensional crystal;4) The number of times that PET film is contacting and separating is thinning and be uniformly paved with PET film table until visually observing crystal thickness by make decision Face, increase separates the probability of individual layer or few layer.
5. according to claim 1 and 2, graphene meets following feature with two-dimentional sulfide hetero-junctions preparation method:1) when preparing Need to use the sample transport system of two seat moving stage and a high-power microscope composition;2) by means of high magnification microscope and The two, is accurately effectively sticky deposited in by PDMS light transmission features using the Van der Waals force between graphene and two-dimentional sulphide crystals Together, the hetero-junctions of two-dimensional material is formed.
6. according to claim 1 and 2, field effect transistor tube preparation method is characterized in that:1) silicon substrate conduct simultaneously can be used Substrate and grid, the layer of silicon dioxide of surface of silicon plating is as insulating barrier, and the hetero-junctions for forming two-dimensional material is used as conduction Raceway groove, deposit metal electrodes prepare back grid structure field-effect transistor as source electrode and drain electrode;2) prepare after two dimensional crystal, The uniform spin coating photoresist on two dimensional crystal, then figure on mask plate is transferred on photoresist by exposure, and use electronics Beam vapor deposition Ti/Au metals obtain Ti/Au electrodes.
CN201611206251.0A 2017-03-31 2017-03-31 A kind of field-effect transistor and preparation method thereof Pending CN107068745A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611206251.0A CN107068745A (en) 2017-03-31 2017-03-31 A kind of field-effect transistor and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611206251.0A CN107068745A (en) 2017-03-31 2017-03-31 A kind of field-effect transistor and preparation method thereof

Publications (1)

Publication Number Publication Date
CN107068745A true CN107068745A (en) 2017-08-18

Family

ID=59624022

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611206251.0A Pending CN107068745A (en) 2017-03-31 2017-03-31 A kind of field-effect transistor and preparation method thereof

Country Status (1)

Country Link
CN (1) CN107068745A (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108493246A (en) * 2018-02-09 2018-09-04 中国科学院微电子研究所 Semiconductor devices and its production method
CN109585538A (en) * 2018-12-04 2019-04-05 中国科学院微电子研究所 Semiconductor devices and its manufacturing method
CN109904248A (en) * 2017-12-08 2019-06-18 中国科学院物理研究所 A kind of ultrafast optical detector of layered semiconductor and preparation method thereof
WO2019205741A1 (en) * 2018-04-26 2019-10-31 京东方科技集团股份有限公司 Organic light-emitting transistor and manufacturing method therefor, display panel, and electronic device
WO2019218907A1 (en) * 2018-05-17 2019-11-21 中国科学院苏州纳米技术与纳米仿生研究所 Two-dimensional material transistor for regulating back gate on the basis of two-dimensional electron gas, manufacturing method, and application
CN110690315A (en) * 2019-09-04 2020-01-14 苏州枫桥光电科技有限公司 Molybdenum sulfide-graphene heterojunction photoconductive detector and preparation method thereof
CN110828652A (en) * 2019-10-18 2020-02-21 浙江大学 Molybdenum disulfide/graphene heterojunction device
CN112582542A (en) * 2020-12-06 2021-03-30 南开大学 Monomolecular field effect transistor based on two-dimensional van der Waals heterostructure and preparation method thereof
WO2021068317A1 (en) * 2019-10-08 2021-04-15 深圳市华星光电半导体显示技术有限公司 Array substrate, manufacturing method of array substrate, and display device
CN113284889A (en) * 2021-04-20 2021-08-20 湖南大学 Two-dimensional heterojunction array device and preparation method thereof
CN113471328A (en) * 2021-07-02 2021-10-01 中国科学院物理研究所 Transistor device with stretchable field effect and preparation method and product thereof
CN113871484A (en) * 2021-09-18 2021-12-31 浪潮电子信息产业股份有限公司 Transistor and manufacturing method thereof
CN114784130A (en) * 2022-04-22 2022-07-22 北京科技大学 Electrostatic self-doping diode and preparation method thereof
US20220238721A1 (en) * 2021-01-25 2022-07-28 Samsung Electronics Co., Ltd. Semiconductor device including two-dimensional material
CN116206981A (en) * 2023-05-04 2023-06-02 北京大学 Method for preparing full-two-dimensional short-channel field effect transistor in large scale

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104766888A (en) * 2015-03-26 2015-07-08 清华大学 High-dielectric-constant gate dielectric composite channel field effect transistor and preparing method thereof
CN105448714A (en) * 2016-01-08 2016-03-30 温州大学 Preparation method of large on-off ratio field effect transistor
US20160155839A1 (en) * 2014-11-25 2016-06-02 Douglas Robert Strachan Nanogaps on atomically thin materials as non-volatile read/writable memory devices
CN106011521A (en) * 2016-07-15 2016-10-12 江苏大学 Copper-based electric contact material containing graphene/molybdenum disulfide heterojunctions and preparation method of copper-based electric contact material

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160155839A1 (en) * 2014-11-25 2016-06-02 Douglas Robert Strachan Nanogaps on atomically thin materials as non-volatile read/writable memory devices
CN104766888A (en) * 2015-03-26 2015-07-08 清华大学 High-dielectric-constant gate dielectric composite channel field effect transistor and preparing method thereof
CN105448714A (en) * 2016-01-08 2016-03-30 温州大学 Preparation method of large on-off ratio field effect transistor
CN106011521A (en) * 2016-07-15 2016-10-12 江苏大学 Copper-based electric contact material containing graphene/molybdenum disulfide heterojunctions and preparation method of copper-based electric contact material

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109904248A (en) * 2017-12-08 2019-06-18 中国科学院物理研究所 A kind of ultrafast optical detector of layered semiconductor and preparation method thereof
CN108493246A (en) * 2018-02-09 2018-09-04 中国科学院微电子研究所 Semiconductor devices and its production method
WO2019205741A1 (en) * 2018-04-26 2019-10-31 京东方科技集团股份有限公司 Organic light-emitting transistor and manufacturing method therefor, display panel, and electronic device
WO2019218907A1 (en) * 2018-05-17 2019-11-21 中国科学院苏州纳米技术与纳米仿生研究所 Two-dimensional material transistor for regulating back gate on the basis of two-dimensional electron gas, manufacturing method, and application
CN109585538A (en) * 2018-12-04 2019-04-05 中国科学院微电子研究所 Semiconductor devices and its manufacturing method
CN110690315A (en) * 2019-09-04 2020-01-14 苏州枫桥光电科技有限公司 Molybdenum sulfide-graphene heterojunction photoconductive detector and preparation method thereof
WO2021068317A1 (en) * 2019-10-08 2021-04-15 深圳市华星光电半导体显示技术有限公司 Array substrate, manufacturing method of array substrate, and display device
CN110828652A (en) * 2019-10-18 2020-02-21 浙江大学 Molybdenum disulfide/graphene heterojunction device
CN110828652B (en) * 2019-10-18 2021-12-07 浙江大学 Molybdenum disulfide/graphene heterojunction device
CN112582542A (en) * 2020-12-06 2021-03-30 南开大学 Monomolecular field effect transistor based on two-dimensional van der Waals heterostructure and preparation method thereof
US20220238721A1 (en) * 2021-01-25 2022-07-28 Samsung Electronics Co., Ltd. Semiconductor device including two-dimensional material
CN113284889A (en) * 2021-04-20 2021-08-20 湖南大学 Two-dimensional heterojunction array device and preparation method thereof
CN113284889B (en) * 2021-04-20 2023-06-09 湖南大学 Two-dimensional heterojunction array device and preparation method thereof
CN113471328A (en) * 2021-07-02 2021-10-01 中国科学院物理研究所 Transistor device with stretchable field effect and preparation method and product thereof
CN113471328B (en) * 2021-07-02 2023-10-31 中国科学院物理研究所 Transistor device with stretchable field effect, and preparation method and product thereof
CN113871484A (en) * 2021-09-18 2021-12-31 浪潮电子信息产业股份有限公司 Transistor and manufacturing method thereof
CN114784130A (en) * 2022-04-22 2022-07-22 北京科技大学 Electrostatic self-doping diode and preparation method thereof
CN116206981A (en) * 2023-05-04 2023-06-02 北京大学 Method for preparing full-two-dimensional short-channel field effect transistor in large scale
CN116206981B (en) * 2023-05-04 2023-06-30 北京大学 Method for preparing full-two-dimensional short-channel field effect transistor in large scale

Similar Documents

Publication Publication Date Title
CN107068745A (en) A kind of field-effect transistor and preparation method thereof
CN106711225A (en) Sulfide field effect transistor and production method thereof
Bae et al. Integration of bulk materials with two-dimensional materials for physical coupling and applications
Liu et al. Graphene-assisted metal transfer printing for wafer-scale integration of metal electrodes and two-dimensional materials
Liu et al. Printable transfer-free and wafer-size MoS2/graphene van der Waals heterostructures for high-performance photodetection
Jiang et al. Large‐area high quality PtSe2 thin film with versatile polarity
Yang et al. Multilayer MoS2 transistors enabled by a facile dry-transfer technique and thermal annealing
Lockhart De La Rosa et al. Molecular doping of MoS2 transistors by self-assembled oleylamine networks
Wang et al. A general one-step plug-and-probe approach to top-gated transistors for rapidly probing delicate electronic materials
CN104112819B (en) A kind of organic single-crystal field effect circuit and preparation method thereof
Liu et al. Low-resistance metal contacts to encapsulated semiconductor monolayers with long transfer length
Jung et al. Interface engineering for high performance graphene electronic devices
CN107546128A (en) A kind of manufacture method of field-effect transistor
Pan et al. Heteroepitaxy of semiconducting 2H-MoTe2 thin films on arbitrary surfaces for large-scale heterogeneous integration
Liu et al. Two-dimensional nonlayered CuInSe2 nanosheets for high-performance photodetectors
Gu et al. Fabrication and electrical properties of MoS 2 nanodisc-based back-gated field effect transistors
Deng et al. A high-yield two-step transfer printing method for large-scale fabrication of organic single-crystal devices on arbitrary substrates
CN110854013A (en) Large-area continuous ultrathin two-dimensional Ga2O3Preparation method and application of amorphous film
CN109285891A (en) Graphene two-dimensional heterojunction flexible device structure and preparation method thereof
Wei et al. Scratching lithography for wafer-scale MoS2 monolayers
Zhang et al. Multilayer Si shadow mask processing of wafer-scale MoS2 devices
Li et al. Poly (vinyl alcohol)-Assisted Exfoliation of van der Waals Materials
Zhang et al. Ultraviolet light-induced persistent and degenerated doping in MoS2 for potential photocontrollable electronics applications
CN110676384A (en) Boron nitride packaged two-dimensional organic-inorganic heterojunction and preparation method thereof
CN111430244B (en) Preparation method of gallium nitride and molybdenum disulfide mixed-scale PN junction

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170818

RJ01 Rejection of invention patent application after publication