CN106932980A - A kind of GOA array base paltes and liquid crystal panel - Google Patents
A kind of GOA array base paltes and liquid crystal panel Download PDFInfo
- Publication number
- CN106932980A CN106932980A CN201710198545.1A CN201710198545A CN106932980A CN 106932980 A CN106932980 A CN 106932980A CN 201710198545 A CN201710198545 A CN 201710198545A CN 106932980 A CN106932980 A CN 106932980A
- Authority
- CN
- China
- Prior art keywords
- scan signal
- signal line
- line
- goa
- array base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13454—Drivers integrated on the active matrix substrate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13452—Conductors connecting driver circuitry and terminals of panels
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The present invention provides a kind of GOA array base paltes and liquid crystal panel, including：Viewing area, viewing area includes a plurality of scan line being arranged in order from top to bottom；And, GOA circuit regions, GOA circuit regions are located at viewing area top, and are connected with corresponding scan line by corresponding scan signal line.GOA array base paltes of the invention and liquid crystal panel, the viewing area top is placed on by by GOA circuit regions, and connected with corresponding scan line by scan signal line, so as to realize the narrow frame of liquid crystal panel left and right side frame, and the overall antistatic effect of the performance of GOA circuits and liquid crystal panel will not be adversely affected, so as to improve the competitiveness of liquid crystal panel.
Description
Technical field
The present invention relates to technical field of liquid crystal display, more particularly to a kind of GOA array base paltes and liquid crystal panel.
Background technology
Narrow frame liquid crystal panel is commonly referred to as panel of the border width less than 1 micron, because it can reach well
Visual effect, therefore narrow frame liquid crystal panel is a trend of present liquid crystal panel development.
In existing liquid crystal panel, viewing area the right and left has GOA circuits, and it occupies very large area, and in order to
The narrow frame of liquid crystal panel is realized, existing way is left to realize viewing area typically by the space of compression GOA circuits
The narrow frame on right both sides, however, the way antistatic effect overall to the performance and liquid crystal panel of GOA circuits is caused not
Profit influence.
Therefore, it is necessary to a kind of GOA array base paltes and liquid crystal panel are provided, to solve the problems of prior art.
The content of the invention
It is an object of the invention to provide a kind of GOA array base paltes and liquid crystal panel, while narrow frame is realized, will not
The overall antistatic effect of performance and liquid crystal panel to GOA circuits is adversely affected, so as to improve the competing of liquid crystal panel
Strive power.
The present invention provides a kind of GOA array base paltes and liquid crystal panel, including：
Viewing area, the viewing area includes a plurality of scan line being arranged in order from top to bottom；And,
GOA circuit regions, the GOA circuit regions are located at viewing area top, and by corresponding scanning signal
Line is connected with the corresponding scan line；Wherein, scan line is connected with scan signal line described in the N articles described in the N articles, and N is big
In 0 integer.
In GOA array base paltes of the invention, the viewing area also includes a plurality of data being arranged in order from left to right
Line, the data wire is located at different layers with the scan line.
In GOA array base paltes of the invention, the 1st article of scan signal line is located at same layer with the scan line.
In GOA array base paltes of the invention, in addition to the 1st article of scan signal line, each scan signal line
Include a plurality of first scan signal line and the second scan signal line for connecting first scan signal line.
In GOA array base paltes of the invention, first scan signal line is located at same layer with the scan line, described
Second scan signal line is with the data line bit in same layer.
In GOA array base paltes of the invention, second scan signal line passes through through hole and first scanning signal
Line is connected.
In GOA array base paltes of the invention, the scan signal line is shading metal routing, the shading metal routing
Different layers are located at the scan line.
In GOA array base paltes of the invention, the shading metal routing is connected by through hole with the corresponding scan line
Connect.
In GOA array base paltes of the invention, the GOA array base paltes also include a plurality of control signal wire, the control
Holding wire is located at the viewing area left and right sides, and the control signal for IC chip to be exported is sent to the GOA circuit regions
Domain.
According to above-mentioned purpose of the invention, a kind of liquid crystal panel is also provided, it includes above-described GOA array base paltes.
GOA array base paltes of the invention and liquid crystal panel, are placed on the viewing area by by GOA circuit regions
Side, and connected with corresponding scan line by scan signal line, so as to realize the narrow frame of liquid crystal panel left and right side frame, and
The overall antistatic effect of the performance of GOA circuits and liquid crystal panel will not be adversely affected, so as to improve liquid crystal panel
Competitiveness.
It is that the above of the invention can be become apparent, preferred embodiment cited below particularly, and coordinate institute's accompanying drawings, make
Describe in detail as follows：
Brief description of the drawings
Below in conjunction with the accompanying drawings, described in detail by specific embodiment of the invention, technical scheme will be made
And other beneficial effects are apparent.
The structural representation of the first preferred embodiment that Fig. 1 is provided for GOA array base paltes of the present invention；
The structural representation of the second preferred embodiment that Fig. 2 is provided for GOA array base paltes of the present invention.
Specific embodiment
Further to illustrate technological means and its effect that the present invention is taken, it is preferable to carry out below in conjunction with of the invention
Example and its accompanying drawing are described in detail.Obviously, described embodiment is only a part of embodiment of the invention, rather than whole
Embodiment.Based on the embodiment in the present invention, those of ordinary skill in the art institute under the premise of creative work is not made
The every other embodiment for obtaining, belongs to the scope of protection of the invention.
Refering to Fig. 1, the structural representation of the first preferred embodiment that Fig. 1 is provided for GOA array base paltes of the present invention.Such as Fig. 1
It is shown, the GOA array base paltes of this preferred embodiment, including：Viewing area 101 and the GOA electricity positioned at the top of viewing area 101
Road region 102.The viewing area 101 include a plurality of scan line G1-G8 being arranged in order from top to bottom and it is a plurality of from left to right according to
The data wire (not indicated in figure) of secondary arrangement.It should be noted that the scan line G1-G8 being arranged in order from top to bottom is past with from a left side
The data wire that the right side is arranged in order intersects the multiple subpixel areas (not indicated in figure) of restriction, multi-strip scanning line G1-G8, many datas
Line and multiple subpixel areas are respectively positioned in the viewing area 101, and particularly, data wire does not connect with scan line infall
It is connected together, i.e., data wire is located at different layers with scan line G1-G8.
In the preferred embodiment, GOA circuit regions 102 are arranged on the top of viewing area 101, and are believed by scanning
Number line Q1-Q8 is connected with corresponding scan line G1-G8, while GOA circuit performances are ensured, reduces liquid crystal panel or so side
The width of frame.
Scan line G1-G8 and scan signal line Q1-Q8 connects one to one in the GOA array base paltes of this preferred embodiment.
This preferred embodiment is corresponded with 8 scan line G1-G8 being arranged in order from top to bottom and with this 8 scan line G1-G8
The scan signal line Q1-Q8 being arranged in order from left to right as a example by illustrate, those skilled in the art can according to the explanation,
The annexation of scan line and scan signal line in whole GOA array base paltes is drawn on the premise of not paying creative work.
Specifically, the 1st article of scan line G1 is connected by the 1st article of scan signal line Q1 with GOA circuit regions 102, wherein, the
1 article scan signal line Q1 and the 1st article of scan line G1 infall is electrically connected with, i.e., the 1st article scan signal line Q1 and scan line G1-G8
Positioned at same layer.
2nd article scan line G2 is connected by the 2nd article of scan signal line Q2 with GOA circuit regions 102, the 2nd bar of scanning letter
Number line Q2 includes two the first scan signal line a and one is used to connect this two second scannings of the first scan signal line a
Holding wire b.Wherein, this two article of first scan signal line a is located at the 1st article of scan line G1 both sides respectively, wherein one first scanning
One end of holding wire a is connected with GOA circuit regions 102, another article of one end of the first scan signal line a and the 2nd article of scan line G2
Connection, in this preferred embodiment, this two the first scan signal line a and scan line G1-G8 is located at same layer, and in order that this two
The first scan signal line of bar a links together, and is not connected with the 1st article of scan line G1, thus with scan line G1-G8 different layers at
Form the second scan signal line b, and the first scan signal line that the second scan signal line b will be located in different layers by through hole
A and the second scan signal line b link together.Preferably, the second scan signal line b in the present embodiment with data line bit in same
One layer.
3rd article scan line G3 is connected by the 3rd article of scan signal line Q3 with GOA circuit regions 102, the 3rd bar of scanning letter
Number line Q3 includes three the first scan signal lines and two the second scanning letters for being used to connect this three the first scan signal lines
Number line；4th article scan line G4 is connected by the 4th article of scan signal line Q4 with GOA circuit regions 102, the 4th article of scan signal line
Q4 includes four the first scan signal lines and three the second scan signal lines for being used to connect this four the first scan signal lines；
5th article scan line G5 is connected by the 5th article of scan signal line with GOA circuit regions 102, and the 5th article of scan signal line Q5 includes
Five the first scan signal lines and four the second scan signal lines for being used to connect this five the first scan signal lines；6th article
Scan line G6 is connected by the 6th article of scan signal line Q6 with GOA circuit regions 102, and the 6th article of scan signal line Q6 includes six articles
First scan signal line and five the second scan signal lines for being used to connect this six the first scan signal lines；7th article of scanning
Line G7 is connected the 102, the 7th article of scan signal line Q7 with GOA circuit regions including seven article first by the 7th article of scan signal line Q7
Scan signal line and six the second scan signal lines for being used to connect this seven the first scan signal lines；8th article of scan line G8
The 102, the 8th article of scan signal line Q8 is connected with GOA circuit regions by the 8th article of scan signal line Q8 includes eight article of first scanning
Holding wire and seven the second scan signal lines for being used to connect this eight the first scan signal lines.Its specific connection can refer to the
2 scan signal line Q2, will not be described here.
Further, the GOA array base paltes of this preferred embodiment also include a plurality of control signal wire 1031, the control signal
Line 1031 is located at the viewing area left and right sides, for the control signal that IC chip 103 is exported to be sent into GOA circuit regions 102.
The GOA array base paltes of this preferred embodiment are placed on the viewing area top by by GOA circuit regions, and lead to
Overscanning holding wire is connected with corresponding scan line, so as to realize the narrow frame of liquid crystal panel left and right side frame, and will not be right
The performance of GOA circuits and the overall antistatic effect of liquid crystal panel are adversely affected, so as to improve the competition of liquid crystal panel
Power.
Refering to Fig. 2, the structural representation of the second preferred embodiment that Fig. 2 is provided for GOA array base paltes of the present invention.This is preferably
The same time GOA circuit regions 202 of embodiment are arranged on the top of viewing area 201, and difference is, this preferred embodiment
In be located at different layers with scan line for connecting the scan signal line of GOA circuit regions and scan line.
As shown in Fig. 2 the GOA array base paltes of this preferred embodiment, including：Viewing area 201 and positioned at viewing area
The GOA circuit regions 202 of 201 tops.The viewing area 201 includes a plurality of scan line G1-G8 being arranged in order from top to bottom.
In this preferred embodiment, GOA circuit regions 202 are arranged on the top of viewing area 201, and by scan signal line M1-M8
With corresponding scan line G1-G8 connections, while GOA circuit performances are ensured, the width of liquid crystal panel left and right side frame is reduced.
In this preferred embodiment, scan signal line M1-M8 and scan line G1-G8 are located at different layers, and by through hole with
Corresponding scan line G1-G8 connections.Preferably, scan signal line M1-M8 is shading metal routing, and it is located at the scan line
G1-G8 lower sections.
Scan line G1-G8 and scan signal line M1-M8 connects one to one in the GOA array base paltes of this preferred embodiment.
This preferred embodiment is corresponded with 8 scan line G1-G8 being arranged in order from top to bottom and with this 8 scan line G1-G8
The scan signal line M1-M8 being arranged in order from left to right as a example by illustrate, those skilled in the art can according to the explanation,
The annexation of scan line and scan signal line in whole GOA array base paltes is drawn on the premise of not paying creative work.
Specifically, the 1st article of scan line G1 is connected by the 1st article of scan signal line M1 with GOA circuit regions 202, wherein, the
1 article of scan signal line M1 is connected with the 1st article of scan line G1 by through hole.
2nd article scan line G2 is connected by the 2nd article of scan signal line M2 with GOA circuit regions 202, wherein, the 2nd article of scanning
Holding wire M2 is connected with the 2nd article of scan line G2 by through hole.
3rd article scan line G3 is connected by the 3rd article of scan signal line M3 with GOA circuit regions 202, wherein, the 3rd article of scanning
Holding wire M3 is connected with the 3rd article of scan line G3 by through hole.
4th article scan line G4 is connected by the 4th article of scan signal line M4 with GOA circuit regions 202, wherein, the 4th article of scanning
Holding wire M4 is connected with the 4th article of scan line G4 by through hole.
5th article scan line G5 is connected by the 5th article of scan signal line M5 with GOA circuit regions 202, wherein, the 5th article of scanning
Holding wire M5 is connected with the 5th article of scan line G5 by through hole.
6th article scan line G6 is connected by the 6th article of scan signal line M6 with GOA circuit regions 202, wherein, the 6th article of scanning
Holding wire M6 is connected with the 6th article of scan line G6 by through hole.
7th article scan line G7 is connected by the 7th article of scan signal line M7 with GOA circuit regions 202, wherein, the 7th article of scanning
Holding wire M7 is connected with the 7th article of scan line G7 by through hole.
8th article scan line G8 is connected by the 8th article of scan signal line M8 with GOA circuit regions 202, wherein, the 8th article of scanning
Holding wire M8 is connected with the 8th article of scan line G8 by through hole.
Further, the GOA array base paltes of this preferred embodiment also include a plurality of control signal wire 2031, the control signal
Line 2031 is located at the left and right sides of viewing area 202, for the control signal that IC chip 203 is exported to be sent into GOA circuit regions
202。
GOA array base paltes of the invention are placed on the viewing area top by by GOA circuit regions, and by scanning
Holding wire is connected with corresponding scan line, so as to realize the narrow frame of liquid crystal panel left and right side frame, and will not be to GOA circuits
Performance and the overall antistatic effect of liquid crystal panel adversely affect, so as to improve the competitiveness of liquid crystal panel.
The present invention also provides a kind of liquid crystal panel, and it includes a kind of above-mentioned GOA array base paltes, specifically can refer to above-mentioned implementation
Example, will not be described here.
GOA array base paltes of the invention and liquid crystal panel are placed on the viewing area top by by GOA circuit regions,
And connected with corresponding scan line by scan signal line, so as to realize the narrow frame of liquid crystal panel left and right side frame, and not
The performance of GOA circuits and the overall antistatic effect of liquid crystal panel can be adversely affected, so as to improve liquid crystal panel
Competitiveness.
To sum up, although the present invention it is disclosed above with preferred embodiment, but above preferred embodiment and be not used to limitation this
Invention, one of ordinary skill in the art without departing from the spirit and scope of the present invention, can make various changes and retouching,
Therefore protection scope of the present invention is defined by the scope that claim is defined.
Claims (10)
1. a kind of GOA array base paltes, it is characterised in that including：
Viewing area, the viewing area includes a plurality of scan line being arranged in order from top to bottom；And,
GOA circuit regions, the GOA circuit regions be located at the viewing area top, and by corresponding scan signal line with
The corresponding scan line connection；Wherein, scan line is connected with scan signal line described in the N articles described in the N articles, and N is more than 0
Integer.
2. GOA array base paltes according to claim 1, it is characterised in that the viewing area also includes a plurality of past from a left side
The data wire that the right side is arranged in order, the data wire is located at different layers with the scan line.
3. GOA array base paltes according to claim 2, it is characterised in that the 1st article of scan signal line and the scanning
Line is located at same layer.
4. GOA array base paltes according to claim 3, it is characterised in that each in addition to the 1st article of scan signal line
Scan signal line described in bar includes a plurality of first scan signal line and for connecting first scan signal line second
Scan signal line.
5. GOA array base paltes according to claim 4, it is characterised in that first scan signal line and the scanning
Line is located at same layer, and second scan signal line is with the data line bit in same layer.
6. GOA array base paltes according to claim 5, it is characterised in that second scan signal line by through hole with
The first scan signal line connection.
7. GOA array base paltes according to claim 1, it is characterised in that the scan signal line is shading metal routing,
The shading metal routing is located at different layers with the scan line.
8. GOA array base paltes according to claim 7, it is characterised in that the shading metal routing passes through through hole and phase
The scan line answered is connected.
9. GOA array base paltes according to claim 1, it is characterised in that the GOA array base paltes also include a plurality of control
Holding wire, the control signal wire is located at the viewing area left and right sides, for the control signal transmission for exporting IC chip
To the GOA circuit regions.
10. a kind of liquid crystal panel, it is characterised in that including any described GOA array base paltes of claim 1-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710198545.1A CN106932980A (en) | 2017-03-29 | 2017-03-29 | A kind of GOA array base paltes and liquid crystal panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710198545.1A CN106932980A (en) | 2017-03-29 | 2017-03-29 | A kind of GOA array base paltes and liquid crystal panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106932980A true CN106932980A (en) | 2017-07-07 |
Family
ID=59424817
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710198545.1A Pending CN106932980A (en) | 2017-03-29 | 2017-03-29 | A kind of GOA array base paltes and liquid crystal panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106932980A (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107229166A (en) * | 2017-07-27 | 2017-10-03 | 武汉华星光电技术有限公司 | Display device, array base palte and its manufacture method |
| CN109659317A (en) * | 2018-12-04 | 2019-04-19 | 武汉华星光电半导体显示技术有限公司 | Thin-film transistor array base-plate and display device |
| CN109656066A (en) * | 2018-12-24 | 2019-04-19 | 武汉华星光电半导体显示技术有限公司 | A kind of display panel and display device |
| US10459298B2 (en) | 2017-07-27 | 2019-10-29 | Wuhan China Star Optoelectronics Technology Co., Ltd | Display device, array substrate and manufacturing method thereof |
| US10923509B2 (en) | 2018-12-04 | 2021-02-16 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Thin film transistor array substrate and display panel |
| WO2021051616A1 (en) * | 2019-09-18 | 2021-03-25 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and preparation method therefor, and display apparatus |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104134429A (en) * | 2014-05-28 | 2014-11-05 | 友达光电股份有限公司 | Liquid crystal display |
| KR20150071522A (en) * | 2013-12-18 | 2015-06-26 | 엘지디스플레이 주식회사 | Display device |
| CN105206242A (en) * | 2015-10-28 | 2015-12-30 | 京东方科技集团股份有限公司 | Drive circuit, driving method thereof, and display panel |
| CN105372894A (en) * | 2015-12-24 | 2016-03-02 | 上海天马微电子有限公司 | Array substrate and liquid crystal display device |
| US20160085106A1 (en) * | 2011-09-22 | 2016-03-24 | Samsung Display Co., Ltd. | Liquid crystal display |
| CN105788502A (en) * | 2015-01-13 | 2016-07-20 | 三星显示有限公司 | Display apparatus and method of driving display panel using the same |
| CN105870059A (en) * | 2016-06-24 | 2016-08-17 | 京东方科技集团股份有限公司 | Thin film transistor, array substrate and their manufacture methods, and display panel |
| CN106200184A (en) * | 2016-09-29 | 2016-12-07 | 厦门天马微电子有限公司 | A kind of display device, display floater, array base palte and driving method thereof |
| CN206619595U (en) * | 2017-03-10 | 2017-11-07 | 厦门天马微电子有限公司 | Display panel |
-
2017
- 2017-03-29 CN CN201710198545.1A patent/CN106932980A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160085106A1 (en) * | 2011-09-22 | 2016-03-24 | Samsung Display Co., Ltd. | Liquid crystal display |
| KR20150071522A (en) * | 2013-12-18 | 2015-06-26 | 엘지디스플레이 주식회사 | Display device |
| CN104134429A (en) * | 2014-05-28 | 2014-11-05 | 友达光电股份有限公司 | Liquid crystal display |
| CN105788502A (en) * | 2015-01-13 | 2016-07-20 | 三星显示有限公司 | Display apparatus and method of driving display panel using the same |
| CN105206242A (en) * | 2015-10-28 | 2015-12-30 | 京东方科技集团股份有限公司 | Drive circuit, driving method thereof, and display panel |
| CN105372894A (en) * | 2015-12-24 | 2016-03-02 | 上海天马微电子有限公司 | Array substrate and liquid crystal display device |
| CN105870059A (en) * | 2016-06-24 | 2016-08-17 | 京东方科技集团股份有限公司 | Thin film transistor, array substrate and their manufacture methods, and display panel |
| CN106200184A (en) * | 2016-09-29 | 2016-12-07 | 厦门天马微电子有限公司 | A kind of display device, display floater, array base palte and driving method thereof |
| CN206619595U (en) * | 2017-03-10 | 2017-11-07 | 厦门天马微电子有限公司 | Display panel |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107229166A (en) * | 2017-07-27 | 2017-10-03 | 武汉华星光电技术有限公司 | Display device, array base palte and its manufacture method |
| WO2019019315A1 (en) * | 2017-07-27 | 2019-01-31 | 武汉华星光电技术有限公司 | Display device, array substrate, and method for fabricating same |
| US10459298B2 (en) | 2017-07-27 | 2019-10-29 | Wuhan China Star Optoelectronics Technology Co., Ltd | Display device, array substrate and manufacturing method thereof |
| CN109659317A (en) * | 2018-12-04 | 2019-04-19 | 武汉华星光电半导体显示技术有限公司 | Thin-film transistor array base-plate and display device |
| CN109659317B (en) * | 2018-12-04 | 2021-01-01 | 武汉华星光电半导体显示技术有限公司 | Thin film transistor array substrate and display device |
| US10923509B2 (en) | 2018-12-04 | 2021-02-16 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Thin film transistor array substrate and display panel |
| CN109656066A (en) * | 2018-12-24 | 2019-04-19 | 武汉华星光电半导体显示技术有限公司 | A kind of display panel and display device |
| WO2020133716A1 (en) * | 2018-12-24 | 2020-07-02 | 武汉华星光电半导体显示技术有限公司 | Display panel and display device |
| WO2021051616A1 (en) * | 2019-09-18 | 2021-03-25 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and preparation method therefor, and display apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106932980A (en) | A kind of GOA array base paltes and liquid crystal panel | |
| CN105427748B (en) | A kind of array substrate, display panel, display device and display methods | |
| CN206619595U (en) | Display panel | |
| CN108447887A (en) | Display panel and display device | |
| CN109326631A (en) | Display panel and display device | |
| WO2020047912A1 (en) | Amoled display panel and corresponding display device | |
| CN109887458A (en) | Display panel and display device | |
| CN102938244B (en) | Display panel and active component array substrate thereof | |
| US10636862B2 (en) | Display panel and device | |
| US10255878B2 (en) | Pixel array | |
| CN102981330B (en) | Display panel | |
| CN101718934B (en) | Display and photoelectric device thereof | |
| CN105489162A (en) | Signal driving circuit of display panel | |
| CN107807756A (en) | Array base palte, touch-control display panel and touch control display apparatus | |
| CN109765737A (en) | A kind of array substrate and display device | |
| CN109656066A (en) | A kind of display panel and display device | |
| CN108469705A (en) | Liquid crystal display device having a plurality of pixel electrodes | |
| CN107450247A (en) | Dot structure and array base palte | |
| CN104536176A (en) | Array substrate, display panel and display device | |
| CN106054481A (en) | Pixel structure, array substrate and display panel | |
| CN105353545A (en) | Liquid crystal display panel and array substrate circuit thereof | |
| CN106896948A (en) | Contact panel and its manufacture method | |
| CN104765897A (en) | Equal-resistance wiring method for bidirectionally increasing wiring length | |
| CN206134145U (en) | Display panel and display device | |
| CN107505791A (en) | Array base palte and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170707 |
|
| RJ01 | Rejection of invention patent application after publication |