CN106787895A - Parallel three phase inversion system circulation inhibition method based on SVM strategies - Google Patents
Parallel three phase inversion system circulation inhibition method based on SVM strategies Download PDFInfo
- Publication number
- CN106787895A CN106787895A CN201710142188.7A CN201710142188A CN106787895A CN 106787895 A CN106787895 A CN 106787895A CN 201710142188 A CN201710142188 A CN 201710142188A CN 106787895 A CN106787895 A CN 106787895A
- Authority
- CN
- China
- Prior art keywords
- svm
- zero
- circulation
- time
- zero sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/493—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode the static converters being arranged for operation in parallel
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/539—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency
- H02M7/5395—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters with automatic control of output wave form or frequency by pulse-width modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0038—Circuits or arrangements for suppressing, e.g. by masking incorrect turn-on or turn-off signals, e.g. due to current spikes in current mode control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
- H02M1/0054—Transistor switching losses
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/56—Power conversion systems, e.g. maximum power point trackers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention discloses a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies, the present invention is based on two level topological sum SVM modulation strategies, key technology to the operation of three-phase two-level inverter Parallel Control is studied, the zero sequence circulation and switching loss problem produced for common DC bus shunt chopper carry out detailed analysis, and the advantage of the zero sequence circulation of shunt chopper can be suppressed using SVM strategies.The present invention operates in the zero sequence circulation problem that photovoltaic generation and micro-capacitance sensor distributed generating occasion are present to solve the modular parallel that can be applied to inverter without control method in the prior art, synthesize SVM with reference to nearest three Vector modulations principle (NTV) modulator approach, only just can suppress circulation by adjusting switch conduction times.Additionally, adopting said method can reduce switching loss.Circulation can be suppressed under conditions of no additional firmware or complex control device by this SVM method.
Description
Technical field
The present invention relates to a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies.
Background technology
As photovoltaic generating system accesses low-voltage network on a large scale in interior distributed energy, transformation of electrical energy is to high-power
Direction is developed, and traditional single inverter is difficult to meet requirement of the low-voltage, high-current occasion to output current.The modularization of inverter
The appearance of parallel running solves above mentioned problem, as shown in figure 1, being compared with the scheme of traditional single inverter, the mould of inverter
Block parallel running redundancy increases, reliability enhancing, even if certain parallel module failure problem, drop after can also cutting off
Volume is used；And the modular parallel operation of inverter is more suitable for high current occasion, with having less number of switches, conduction loss it is small
The advantages of；And be limited to economic or technical merit, the current power grade to be accomplished of electronic power switch device be it is conditional,
Even if the power grade high for reaching, the switching characteristic of its device is likely to nor very well.
Therefore the modular parallel operation of inverter has been widely applied to photovoltaic generation and micro-capacitance sensor distributed generates electricity
Occasion, but the zero sequence circulation problem for existing can influence the Effec-tive Function of inverter parallel.And currently without related controlling party
Method can improve the zero sequence circulation problem of presence.
The content of the invention
The present invention is in order to solve the above problems, it is proposed that a kind of parallel three phase inversion system circulation suppression based on SVM strategies
Method processed, the present invention is based on two level topological sum SVM modulation strategies, to the key of three-phase two-level inverter Parallel Control operation
Technology is studied, and the zero sequence circulation and switching loss problem produced for common DC bus shunt chopper carry out detailed
Analysis, the advantage of the zero sequence circulation of shunt chopper can be suppressed using SVM strategies.
The present invention runs to solve the modular parallel that can be applied to inverter without control method in the prior art
In the zero sequence circulation problem that photovoltaic generation and micro-capacitance sensor distributed generating occasion are present, the present invention provides a kind of based on tune in real time
The parallel three phase inversion system circulation inhibition method of whole use SVM strategies, the method combines nearest three Vector modulations principle (NTV)
Modulator approach synthesizes SVM, only just can suppress circulation by adjusting switch conduction times.Additionally, adopting said method can reduce
Switching loss.Circulation can be suppressed under conditions of no additional firmware or complex control device by this SVM method.
To achieve these goals, the present invention is adopted the following technical scheme that：
A kind of parallel three phase inversion system circulation inhibition method based on SVM strategies, comprises the following steps：
(1) based on nearest three Vector modulations principle modulator approach, synthesize SVM modulator approaches, obtain can be used to meet instruction
The time interval of voltage and；
(2) according to time interval and determination zero vector action time, the symmetrical pulse-width signal of corresponding pulsewidth is generated；
(3) zero sequence is suppressed per the minimum ON time mutually plus or minus in three phase on time after the modulation of SVM
Circulation.
In the step (1), due to the presence of electronic switch in inverter, under constant DC input voitage effect,
By the SVM controlled outputs voltage and optimize output harmonic wave.
In the step (2), SVM is synthesized according to traditional NTV modulator approaches and determines zero vector action time.
In the step (2), zero vector action time was filled up in half switch periods interval between the time of remaining time
Every, zero vector and between be allocated.
In the step (2), the minimum corresponding pulsewidth of law generation of output harmonic wave is obtained according to symmetrical pulse symmetrical
Pulse-width signal.
In the step (3), by measurement judge zero sequence circulation it is positive and negative to determine plus minimum conducting is still subtracted when
Between.
In the step (3), if the zero sequence circulation of First inverter is more than zero, by plus in three phase on time
Minimum ON time be simply calculated again adjustment after switch conduction times, when making the effect of nought state V0 switching vector selectors
Between doubled than tradition.
In the step (3), if the zero sequence circulation of First inverter is less than zero, by subtracting three phase on time in
Minimum ON time be simply calculated again adjustment after switch conduction times, when making the effect of nought state V7 switching vector selectors
Between doubled than tradition.
In the step (3), by by the minimum service time of each cycle plus or minus one to letter SVM modulation strategies
Optimize, if the zero sequence circulation of First inverter is more than zero, nought state V0 suppresses zero sequence circulation in SVM modulation strategies；
If the zero sequence circulation of First inverter is less than zero, nought state V7 suppresses zero sequence circulation in SVM modulation strategies.
Using the zero sequence loop current suppression system of two level grid-connected inverter in parallel of the above method, including current tracking sensing
Device, the controller for suppressing zero-sequence current, PWM signal generator and the two level grid-connected inverter modules for parallel connection, wherein, institute
The zero sequence circulation that current tracking inductor gathers First inverter is stated, the positive and negative of zero sequence circulation is judged, the suppression
The controller of zero-sequence current obtains corresponding adjustable zero vector by current tracking inductor, by the zero sequence of First inverter
Loop current suppression is to 0；
If the zero sequence circulation of First inverter is more than zero, nought state V0 suppresses zero sequence circulation in SVM modulation strategies, then
Minimum ON time in plus three phase on time is simply calculated the switch conduction times after adjusting again, makes V0
(000) action time of switching vector selector doubled than tradition；
If the zero sequence circulation of First inverter is less than zero, nought state V7 suppresses zero sequence circulation in SVM modulation strategies, then
Switch conduction times after the minimum ON time in subtracting three phase on time is simply calculated adjustment again, make V7
(111) action time of switching vector selector doubled than tradition.
Compared with prior art, beneficial effects of the present invention are：
The present invention combines nearest three Vector modulations principle (NTV) modulator approach and synthesizes SVM, only by adjusting during switch conduction
Between just can suppress circulation.Additionally, adopting said method can reduce switching loss.Can be without additional by this SVM method
Suppress circulation under conditions of hardware or complex control device.Meanwhile, the present invention can will greatly improve the flexibility of inversion system,
Break the limit of the inverter on power grade；Parallel module zero sequence circulation is set to be inhibited, phase current waveform distortion is disappeared
Remove；Switching frequency can be reduced, switching loss is substantially reduced.
Brief description of the drawings
The Figure of description for constituting the part of the application is used for providing further understanding of the present application, and the application's shows
Meaning property embodiment and its illustrated for explaining the application, does not constitute the improper restriction to the application.
Fig. 1 is parallel inverter system topological figure；
Fig. 2 is two-level inverter space vector of voltage figure；
Fig. 3 is the segmentation SVM waveforms of I sectors 7 and minimum ON time computational methods schematic diagram；
Fig. 4 is the I sectors SVM waveform diagrams after being adjusted when zero sequence circulation is more than zero；
Fig. 5 is the I sectors SVM waveform diagrams after being adjusted when zero sequence circulation is less than zero；
Fig. 6 is the flow chart of proposed zero sequence circulation inhibition method；
Fig. 7 (a) is the experimental result without the control of zero sequence circulation；
Fig. 7 (b) is experimental result of the invention；
Fig. 8 (a) is the experimental result for not having under the identical filtering condition of different reference currents zero sequence circulation to control；
Fig. 8 (b) is experimental result of the invention.
Specific embodiment：
The invention will be further described with embodiment below in conjunction with the accompanying drawings.
It is noted that described further below is all exemplary, it is intended to provide further instruction to the application.Unless another
Indicate, all technologies used herein and scientific terminology are with usual with the application person of an ordinary skill in the technical field
The identical meanings of understanding.
It should be noted that term used herein above is merely to describe specific embodiment, and be not intended to restricted root
According to the illustrative embodiments of the application.As used herein, unless the context clearly indicates otherwise, otherwise singulative
Be also intended to include plural form, additionally, it should be understood that, when in this manual use term "comprising" and/or " bag
Include " when, it indicates existing characteristics, step, operation, device, component and/or combinations thereof.
As background technology is introduced, lacking can suppress the control method of zero sequence circulation problem in the prior art.
It is a kind of inverse using the parallel three phase of SVM strategies based on real-time adjustment in a kind of typical implementation method of the application
Change system circulation inhibition method, comprises the following steps：
(1) based on nearest three Vector modulations principle (NTV) modulator approach, synthesize SVM, obtain can be used to meet command voltage
Time interval taAnd tb；
(2) according to taAnd tb, obtain zero vector action time t0, generate the symmetrical pulse-width signal of corresponding pulsewidth；
(3) the zero sequence circulation i of First inverter is gatheredz1；
(4) because zero sequence circulation is mainly influenceed by the zero vector action time of shunt chopper each PWM cycle, zero is judged
Sequence circulation iz1It is positive and negative, the action time of real-time adjustment zero vector V0 and V7 so as to control dutycycle, to control zero sequence circulation；
In the step (1), due to the presence of electronic switch in inverter, in constant DC input voitage VdEffect
Under, by the SVM controlled outputs voltage and optimize output harmonic wave.
In the step (2), zero vector action time t0It is for filling up half switch periodsWhen remaining in interval
Between time interval, it is in zero vector V0And V7Between distribute in an appropriate manner, according to symmetrical pulse obtain output it is humorous
The symmetrical pulse-width signal of the minimum corresponding pulsewidth of law generation of ripple.
In the step (4), by by the minimum service time of each cycle plus or minus one to letter SVM modulation strategies
Optimize, if the zero sequence circulation i of First inverterz1More than zero, nought state V0 (000) can press down in SVM modulation strategies
Zero sequence circulation processed；If the zero sequence circulation i of First inverterz1Less than zero, nought state V7 (111) can be in SVM modulation strategies
Suppress zero sequence circulation.
It is applied to the zero sequence loop current suppression system of two level grid-connected inverter in parallel, including current tracking inductor, suppression
The controller of zero-sequence current, PWM signal generator and for two level grid-connected inverter modules in parallel, wherein, the electric current
Tracking inductor gathers the zero sequence circulation i of First inverterz1, the positive and negative of zero sequence circulation is judged, the suppression zero sequence
The controller of electric current obtains corresponding adjustable zero vector by current tracking inductor, by the zero sequence circulation of First inverter
It is suppressed to 0；
If the zero sequence circulation i of First inverterz1More than zero, nought state V0 (000) can suppress in SVM modulation strategies
Zero sequence circulation, then by the minimum ON time T in plus three phase on timemin_onAgain after being simply calculated adjustment
Switch conduction times T 'a_on, the action time of V0 (000) switching vector selector is doubled than tradition；
If the zero sequence circulation i of First inverterz1Less than zero, nought state V7 (111) can suppress in SVM modulation strategies
Zero sequence circulation, then by subtracting the minimum ON time T in three phase on timemin_onAgain after being simply calculated adjustment
Switch conduction times T "a_on, the action time of V7 (111) switching vector selector is doubled than tradition.
The minimum ON time Tmin_onIt is Ta_on, Tb_onAnd Tc_onIn minimum value.
Control strategy for inverter is illustrated with parallel inverter system topology as shown in Figure 1.
Including two inversions of three-phase photovoltaic inverter, i.e., two in parallel using ac bus altogether and common DC bus structure
Device accesses power network in same place, and using same DC source, each inverter topology is made up of three-phase bridge arm in parallel, per phase bridge
Arm includes two IGBT pipes of series connection, and the filtered device in midpoint of each phase bridge arm is connected with resistance, is finally connected to the grid；In parallel connection
Each bridge arm input accesses input voltage source；Input voltage source two ends are parallel with electric capacity C, and each IGBT pipe drives by control signal
It is dynamic, select the negative pole N of dc bus as a reference point.
A, b, c three-phase respectively connect two switching devices with anti-paralleled diode, respectively by L1And L2Accessed after filtering
Power network.Each half-bridge inverter has two states：Positive level and negative level.Three-phase grid-connected inverter circulation in parallel in the present invention
Suppressing control method mainly includes herein below：
(1) SVM is synthesized according to traditional NTV modulator approaches and determines zero vector action time t0；
(2) the minimum rule of output harmonic wave is obtained according to symmetrical pulse, generates the symmetrical pulsewidth modulation of corresponding pulsewidth
Signal；
(3) suppress per the minimum ON time mutually plus or minus in three phase on time after the modulation of traditional SVM
Zero sequence circulation；
(4) by measurement judge zero sequence circulation it is positive and negative come determine add still subtract minimum ON time.
In step (1), zero vector action time t0It is for filling up half switch periodsThe remaining time in interval
Time interval, it is in zero vector V0And V7Between distribute in an appropriate manner；
In step (2), due to the presence of electronic switch in inverter, in constant DC input voitage VdUnder effect, lead to
Cross tradition SVM controlled outputs voltage and optimize output harmonic wave, the minimum law generation of output harmonic wave is obtained according to symmetrical pulse
The symmetrical pulse-width signal of corresponding pulsewidth；
In step (3), if the zero sequence circulation i of First inverterz1More than zero, then by plus in three phase on time
Minimum ON time Tmin_onAgain it is simply calculated the switch conduction times T ' after adjustmenta_on, make V0 (000) switching vector selector
Action time doubled than tradition；
If the zero sequence circulation i of First inverterz1Less than zero, then by subtracting during the minimum conducting in three phase on time
Between Tmin_onAgain it is simply calculated the switch conduction times T after adjustment "a_on, make the action time of V7 (111) switching vector selector
Doubled than tradition.
In step (4), iz1The zero sequence circulation of First inverter is represented, works as iz1During more than 0, nought state V0 (000) can be with
Suppress zero sequence circulation in SVM modulation strategies；Work as iz1During less than 0, nought state V7 (111) can suppress in SVM modulation strategies
Zero sequence circulation.
Had according to the modulated process that traditional NTV modulator approaches synthesize SVM：Can be used to meet the time interval t of command voltagea
And tb；The minimum rule of output harmonic wave is obtained according to symmetrical pulse, the symmetrical pulse-width signal of corresponding pulsewidth is generated.
The three-phase vector modulation voltage of three-phase inverter always sinusoidal pattern.Therefore they constitute a space arrow for rotation
Amount V*, as shown in Figure 1.With V shown in Fig. 2*As a example by vector location, the rule of NTV modulator approaches generation PWM outputs is：Profit
With the neighbouring vectors V of sector I1And V2, make its respective working portion time, so that average output meets the requirement of reference vector.
V*Solution (can be projected) as follows：
So as to obtain
In formula, VaAnd VbRespectively V*In V1And V2Decomposition vector on direction.Consider half switch periodsIn this phase
Between, average output should coincide with instruction references value, therefore following vector addition formula can be written：
In formula
t0=Tc-(ta+tb) (8)
Wherein, time interval taAnd tbCan be used to meet the size and Orientation of command voltage.And time interval t0It is zero vector
Action time, for filling up the remaining time in half switch periods interval.Fig. 3 meets formula in giving a switch periods
(6) composition of the doublet impulse Boxing of-formula (8), T in figuresIt is a sampling period.t0In zero vector V0And V7Between with one kind
Appropriate mode is distributed, so that the second returns back out a symmetrical pulse of pulsewidth.Research has shown that symmetrical pulse will provide the defeated of minimum
Go out harmonic wave.
One three-phase bridge type converter, there is 23=8 possible on off states, table 1 lists all these on off states.
Table 1
| State | Conduction device | Space vector of voltage |
| 0 | Q4Q6Q2 | V0(000) |
| 1 | Q1Q6Q2 | V1(100) |
| 2 | Q1Q3Q2 | V2(110) |
| 3 | Q4Q3Q2 | V3(010) |
| 4 | Q4Q3Q5 | V4(011) |
| 5 | Q4Q6Q5 | V5(001) |
| 6 | Q1Q6Q5 | V6(101) |
| 7 | Q1Q3Q5 | V7(111) |
Zero sequence circulation is mainly influenceed by the zero vector action time of shunt chopper each PWM cycle.PWM mode and circulation
Relation it is as shown in table 2.It is V0~V7 that one inverter has 8 breaker in middle state representations.As shown in table 2, positive sign represents zero sequence ring
Stream is identical with output current direction, and negative sign represents that zero sequence circulation and output current are in opposite direction.The bigger expression zero-sequence current of quantity
It is bigger.
The relation of the on off state of table 2 and zero sequence circulation
The flow chart of zero sequence loop current suppression is given by Fig. 7 in the present invention, wherein Tmin_onIt is the minimum in three phase on time
ON time, i.e. Ta_on, Tb_onAnd Tc_onIn minimum value, iz1It is the zero sequence circulation of First inverter, zero sequence circulation controller
Working condition it is as follows：
State one：iz1＞ 0, uses nought state V0 (000).
By the minimum ON time T in plus three phase on timemin_onAgain it is simply calculated the switch after adjustment
ON time T 'a_on, the action time of V0 (000) switching vector selector is doubled than tradition；
State two：iz1＜ 0, uses nought state V7 (111).
By subtracting the minimum ON time T in three phase on timemin_onAgain it is simply calculated the switch after adjustment
ON time T "a_on, the action time of V7 (111) switching vector selector is doubled than tradition.
The SVM control modes based on real-time adjustment can be pressed down parallel module zero sequence circulation proposed in the present invention
System, phase current waveform distortion is eliminated；Meanwhile, the control mode can reduce switching frequency, and switching loss is substantially reduced.Carry
The SVM control modes based on real-time adjustment for going out are tested.
Fig. 3 gives the experimental waveform without the control of zero sequence circulation and the experiment ripple with control method proposed by the invention
Shape.The parameter of two shunt choppers is respectively L1=2mH, L2=3mHand id1*=id2*=8A.This shows, when SVM controls
Zero sequence circulation can reduce during the strategy use circulation inhibition method.Likewise, with the controller power network current waveform quality very
It is good.
Fig. 4 gives the experimental waveform under the identical filtering condition of different reference currents.The parameter of two shunt choppers is
L1=2mH, L2=3mH and id1*=8A, id2*=12A
Fig. 4 is given using zero sequence circulation and two A phase currents of inverter before and after proposition method of the present invention.
Phase current can be distorted when shunt chopper is not using zero sequence circular current control method.
| AC voltage | 220V |
| DC voltage | 630V |
| DC bus capacitor | 3300μF |
| Reference current (id*) | 12/8A |
| Filter inductance | 2/3mH |
By above experimental result, after control strategy proposed by the present invention, zero sequence circulation is inhibited, mutually electricity
Stream wave distortion is eliminated.
The preferred embodiment of the application is the foregoing is only, the application is not limited to, for the skill of this area
For art personnel, the application can have various modifications and variations.It is all within spirit herein and principle, made any repair
Change, equivalent, improvement etc., should be included within the protection domain of the application.
Although above-mentioned be described with reference to accompanying drawing to specific embodiment of the invention, not to present invention protection model
The limitation enclosed, one of ordinary skill in the art should be understood that on the basis of technical scheme those skilled in the art are not
Need the various modifications made by paying creative work or deformation still within protection scope of the present invention.
Claims (10)
1. it is a kind of based on SVM strategy parallel three phase inversion system circulation inhibition method, it is characterized in that：Comprise the following steps：
(1) based on nearest three Vector modulations principle modulator approach, synthesize SVM modulator approaches, obtain can be used to meet command voltage
Time interval and；
(2) according to time interval and determination zero vector action time, the symmetrical pulse-width signal of corresponding pulsewidth is generated；
(3) zero sequence circulation is suppressed per the minimum ON time mutually plus or minus in three phase on time after the modulation of SVM.
2. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (1), due to the presence of electronic switch in inverter, under constant DC input voitage effect, by institute
State SVM controlled outputs voltage and optimize output harmonic wave.
3. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (2), SVM is synthesized according to traditional NTV modulator approaches and determines zero vector action time.
4. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (2), zero vector action time fills up the time interval of remaining time in half switch periods interval,
Zero vector and between be allocated.
5. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (2), the symmetrical pulsewidth of the minimum corresponding pulsewidth of law generation of output harmonic wave is obtained according to symmetrical pulse
Modulated signal.
6. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (3), by measurement judge zero sequence circulation it is positive and negative come determine add still subtract minimum ON time.
7. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (3), if the zero sequence circulation of First inverter be more than zero, by plus in three phase on time most
Small ON time is simply calculated the switch conduction times after adjustment again, makes the action time ratio of nought state V0 switching vector selectors
Tradition is doubled.
8. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (3), if the zero sequence circulation of First inverter is less than zero, by subtracting in three phase on time most
Small ON time is simply calculated the switch conduction times after adjustment again, makes the action time ratio of nought state V7 switching vector selectors
Tradition is doubled.
9. a kind of parallel three phase inversion system circulation inhibition method based on SVM strategies as claimed in claim 1, its feature
It is：In the step (3), letter SVM modulation strategies are carried out by by each cycle plus or minus a minimum service time
Optimization, if the zero sequence circulation of First inverter is more than zero, nought state V0 suppresses zero sequence circulation in SVM modulation strategies；If the
The one zero sequence circulation of inverter is less than zero, and nought state V7 suppresses zero sequence circulation in SVM modulation strategies.
10. the zero sequence loop current suppression of two level grid-connected inverter in parallel of method of the application as described in any in claim 1-9
System, it is characterized in that：Including current tracking inductor, suppress the controller of zero-sequence current, PWM signal generator and for parallel connection
Two level grid-connected inverter modules, wherein, the current tracking inductor gathers the zero sequence circulation of First inverter, to zero
The positive and negative of sequence circulation is judged that the controller for suppressing zero-sequence current accordingly can adjust by current tracking inductor
Zero vector, by the zero sequence loop current suppression of First inverter to 0；
If the zero sequence circulation of First inverter is more than zero, nought state V0 suppresses zero sequence circulation in SVM modulation strategies, then pass through
Minimum ON time in plus three phase on time is simply calculated the switch conduction times after adjustment again, makes V0
(000) action time of switching vector selector doubled than tradition；
If the zero sequence circulation of First inverter is less than zero, nought state V7 suppresses zero sequence circulation in SVM modulation strategies, then pass through
The switch conduction times after the minimum ON time in three phase on time is simply calculated adjustment again are subtracted, makes V7
(111) action time of switching vector selector doubled than tradition.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710142188.7A CN106787895B (en) | 2017-03-10 | 2017-03-10 | Parallel three phase inversion system circulation inhibition method based on SVM strategy |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710142188.7A CN106787895B (en) | 2017-03-10 | 2017-03-10 | Parallel three phase inversion system circulation inhibition method based on SVM strategy |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106787895A true CN106787895A (en) | 2017-05-31 |
| CN106787895B CN106787895B (en) | 2019-06-25 |
Family
ID=58962243
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710142188.7A Active CN106787895B (en) | 2017-03-10 | 2017-03-10 | Parallel three phase inversion system circulation inhibition method based on SVM strategy |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106787895B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108512248A (en) * | 2018-04-17 | 2018-09-07 | 湖南大学 | A kind of method for generating circulation in inhibition rail traffic between energy regenerating current transformer |
| CN109660133A (en) * | 2018-12-12 | 2019-04-19 | 长沙理工大学 | Circulation inhibition method under MMC exchange side asymmetrical state based on energy balance |
| CN111181464A (en) * | 2020-02-13 | 2020-05-19 | 东南大学 | Memory motor magnetic regulation control method and system based on zero sequence magnetic regulation |
| TWI699084B (en) * | 2019-11-29 | 2020-07-11 | 台達電子工業股份有限公司 | Circulating current suppressing method for three-level inverter |
| CN113193766A (en) * | 2021-04-02 | 2021-07-30 | 山东大学 | Direct prediction control method and system for circulating current suppression of parallel converter cluster |
| CN116780930A (en) * | 2023-06-20 | 2023-09-19 | 南京理工大学 | Switch time sequence optimization design for zero sequence circulation suppression and common mode voltage elimination of two parallel converters and carrier modulation implementation method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102629837A (en) * | 2012-04-24 | 2012-08-08 | 哈尔滨工业大学 | Method for circulating current restraining of parallel system of dual grid-connected inverters based on zero voltage vector feedforward control |
| CN103001521A (en) * | 2012-12-27 | 2013-03-27 | 哈尔滨工业大学 | Circulating-current restraining method of multi-converter parallel connection system based on zero sequence current dead beat control |
| CN103219906A (en) * | 2013-04-10 | 2013-07-24 | 哈尔滨工程大学 | Method for suppressing active circulation with parallel three-phase inverters |
| CN103560746A (en) * | 2013-11-21 | 2014-02-05 | 东南大学 | Multi-parallel inverter motor speed regulating system and control method thereof |
-
2017
- 2017-03-10 CN CN201710142188.7A patent/CN106787895B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102629837A (en) * | 2012-04-24 | 2012-08-08 | 哈尔滨工业大学 | Method for circulating current restraining of parallel system of dual grid-connected inverters based on zero voltage vector feedforward control |
| CN103001521A (en) * | 2012-12-27 | 2013-03-27 | 哈尔滨工业大学 | Circulating-current restraining method of multi-converter parallel connection system based on zero sequence current dead beat control |
| CN103219906A (en) * | 2013-04-10 | 2013-07-24 | 哈尔滨工程大学 | Method for suppressing active circulation with parallel three-phase inverters |
| CN103560746A (en) * | 2013-11-21 | 2014-02-05 | 东南大学 | Multi-parallel inverter motor speed regulating system and control method thereof |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108512248A (en) * | 2018-04-17 | 2018-09-07 | 湖南大学 | A kind of method for generating circulation in inhibition rail traffic between energy regenerating current transformer |
| CN109660133A (en) * | 2018-12-12 | 2019-04-19 | 长沙理工大学 | Circulation inhibition method under MMC exchange side asymmetrical state based on energy balance |
| TWI699084B (en) * | 2019-11-29 | 2020-07-11 | 台達電子工業股份有限公司 | Circulating current suppressing method for three-level inverter |
| CN111181464A (en) * | 2020-02-13 | 2020-05-19 | 东南大学 | Memory motor magnetic regulation control method and system based on zero sequence magnetic regulation |
| CN111181464B (en) * | 2020-02-13 | 2021-06-25 | 东南大学 | Memory motor magnetic regulation control method and system based on zero sequence magnetic regulation |
| CN113193766A (en) * | 2021-04-02 | 2021-07-30 | 山东大学 | Direct prediction control method and system for circulating current suppression of parallel converter cluster |
| CN116780930A (en) * | 2023-06-20 | 2023-09-19 | 南京理工大学 | Switch time sequence optimization design for zero sequence circulation suppression and common mode voltage elimination of two parallel converters and carrier modulation implementation method thereof |
| CN116780930B (en) * | 2023-06-20 | 2023-12-01 | 南京理工大学 | Switch time sequence optimization design of two parallel converters and carrier modulation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106787895B (en) | 2019-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106787895A (en) | Parallel three phase inversion system circulation inhibition method based on SVM strategies | |
| CN105870969B (en) | A kind of parallelly connected reverse converter system and its control method for carrying out framework recombination | |
| CN105680713B (en) | The zero sequence loop current suppression system and method for more T-shaped three-level inverters of SHEPWM modulation | |
| CN107196491B (en) | A kind of double buck gird-connected inverter half period current distortion inhibition system and method | |
| Shahnazian et al. | Interfacing modular multilevel converters for grid integration of renewable energy sources | |
| CN108512452A (en) | A kind of control system and control method of direct-current grid grid-connection converter electric current | |
| CN103532420A (en) | Dual-three-level online-topology switchable inverter | |
| CN108988343A (en) | A kind of global higher-order of oscillation suppressing method of weak multi-inverter grid-connected system off the net | |
| CN108448581B (en) | Method for controlling grid-connected current specific harmonic of parallel current source inverter | |
| CN105703650B (en) | A kind of more T-shaped three-level inverter control method for parallel using SHEPWM | |
| CN107482630B (en) | Hybrid modulation strategy for improving MMC-UPFC series side compensation voltage electric energy quality | |
| Turksoy et al. | A novel adaptive switching method to reduce DC-Link capacitor ripple in PV based grid-connected inverter | |
| CN108683351B (en) | Hybrid modulation method, controller and the system of a kind of source Z three-level inverter | |
| CN104753375A (en) | DPWM (digital pulse width modulation) control method for three-level inverters | |
| CN110829870A (en) | Control method of modular multilevel converter in low-frequency operation state | |
| CN113078829A (en) | MMC topology with interconnected upper bridge arm sub-modules and high-frequency chain and control method | |
| Jayachandra et al. | ANN based direct power control of 2-level PWM rectifier | |
| Izzeldin et al. | Seven-level cascaded inverter based shunt active power filter in four-wire distribution system | |
| Soomro et al. | Optimal design of a single-phase APF based on PQ theory | |
| CN106505898A (en) | Z sources NPC three-level inverter invariable power grid-connection control systems based on SVPWM | |
| CN112701952B (en) | PWM method and system for minimum effective value of current ripple of three-phase two-level inverter | |
| CN107785934A (en) | Five phase photovoltaic inverter systems and its control method | |
| Gali et al. | Distortion free improved reference current generation algorithm for interleaved inverter based shunt APF | |
| CN108448580B (en) | Method for specified harmonic control of grid-connected current of parallel current source type photovoltaic inverter | |
| Al-Safi et al. | FPGA-based implementation of MSPWM utilizing 6-input LUT for reference signal generation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20170531 Assignee: SHANDONG HOTEAM ELECTRICAL Co.,Ltd. Assignor: SHANDONG University Contract record no.: X2022980010512 Denomination of invention: Circulating current suppression method of three-phase parallel inverter system based on SVM strategy Granted publication date: 20190625 License type: Exclusive License Record date: 20220715 |
|
| EE01 | Entry into force of recordation of patent licensing contract |