CN106776399A - BIOS flash memory data read-write system and method based on baseboard management controller - Google Patents
BIOS flash memory data read-write system and method based on baseboard management controller Download PDFInfo
- Publication number
- CN106776399A CN106776399A CN201611260942.9A CN201611260942A CN106776399A CN 106776399 A CN106776399 A CN 106776399A CN 201611260942 A CN201611260942 A CN 201611260942A CN 106776399 A CN106776399 A CN 106776399A
- Authority
- CN
- China
- Prior art keywords
- bios
- flash memory
- controller
- bios flash
- stack module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
The invention provides a kind of BIOS flash memory data read-write system based on baseboard management controller and method, including arm processor, BIOS controller, arm processor is connected with FIFO stack module, FIFO stack module is connected with BIOS controller, and BIOS controller is connected with BIOS flash memory.The technical program is realized to BIOS flash memory（BIOS Flash）Operation, the program is based on the reading and writing data of the BIOS controller of BMC SPI interfaces, controller and BIOS using SPI interface in BMC are interacted, and then the checking of integrality is carried out by BMC reading bios codes, ensure the integrality of BIOS and be not implanted malicious code, so as to ensure that the credible of system platform performing environment.
Description
Technical field
The present invention relates to a kind of BIOS flash memory data read-write system based on baseboard management controller and method.
Background technology
In the prior art, known technology is that BMC is baseboard management controller on server master board, and its effect is profit
With virtual keyboard, interface, mouse, power supply etc. for server provides remote management capability.User is using BMC monitoring servers
Physical features, the temperature of such as each part, voltage, fan operating state, power supply are supplied and cabinet invasion.
BIOS is one group of program being cured on server master board on a rom chip, and its in store server is most important
Basic input and output program, start after self-check program and system self-triggered program, it can from CMOS read-write system set
Specifying information.Its major function is for server provides the bottom, most direct hardware setting and control.At present, BIOS
The target of the attacks such as some viruses and wooden horse is turned into, once BIOS is destroyed, its consequence is hardly imaginable., this is prior art
Existing weak point.
The content of the invention
The purpose of the present invention provides a kind of based on baseboard management controller aiming at the deficiency existing for prior art
BIOS flash memory data read-write system and method, realize to BIOS flash memory（BIOS Flash）Operation, the program be based on BMC
The reading and writing data of the BIOS controller of SPI interface, controller and BIOS using SPI interface in BMC are interacted, Jin Eryou
BMC reads bios code and carries out the checking of integrality, it is ensured that the integrality of BIOS and be not implanted malicious code, so as to ensure
System platform performing environment it is credible.
This programme is achieved by the following technical measures：A kind of BIOS flash memory data based on baseboard management controller
Read-write system, including arm processor, BIOS controller, it is characterised in that：Arm processor is connected with FIFO stack module,
FIFO stack module is connected with BIOS controller, and BIOS controller is connected with BIOS flash memory,
Described FIFO stack module includes：
Command register, for depositing the order that arm processor sends；
Address register, for depositing the initial address operated to BIOS flash memory；
Length register, for depositing the specific byte number operated to BIOS flash memory；
Write-in data register, the specific data for depositing BIOS flash memory to be written；
Read data register, for depositing the specific data read from BIOS flash memory；
Described BIOS controller is connected with BIOS flash memory by SPI interface.
Arm processor is connected with FIFO stack module by AMBA buses.
A kind of BIOS flash memory data read-write method based on baseboard management controller, comprises the following steps：
1）Start BIOS controller；
2）Operational order, address, length are sent to FIFO stack module by arm processor；
3）BIOS controller reads the order of FIFO stack module, and judgement is the concrete operations to BIOS flash memory, it is determined that being
Erasing, write-in are read, and obtain the initial address of operation BIOS flash memory and the data length of operation BIOS flash memory；If
Write-in, then into step 4）, if erasing or reading then enter step 5）
4）BIOS controller reads the specific data of the BIOS flash memory to be written in FIFO stack module, subsequently into step
5）；
5）BIOS controller is the order, initial address obtained from FIFO stack module and data length transition into pressing bit
Position mode is sent to BIOS flash memory, if read operation then enters step 6）；If erasing or write operation, BIOS
Controller enters line delay and waits BIOS flash memory operation to complete, subsequently into step 8）；
6）The BIOS flash memory data for reading by the bit form for being converted to byte, are sent back FIFO heap by BIOS controller
Stack module；
7）Arm processor fetches data from FIFO stack module；
8）Operation terminates.
The beneficial effect of this programme can be learnt according to the narration to such scheme, due to there is FIFO heap in this scenario
Stack module, FIFO stack module includes：Command register, for depositing the order that arm processor sends；Deposit address
Device, for depositing the initial address operated to BIOS flash memory；Length register, operates for depositing to BIOS flash memory
Specific byte number；Write-in data register, the specific data for depositing BIOS flash memory to be written；Read data register,
For depositing the specific data read from BIOS flash memory；Can thus realize that BMC carries out the complete of reading and writing data to BIOS flash memory
Whole property, improves credibility.As can be seen here, the present invention compared with prior art, with prominent substantive distinguishing features and significant
Progressive, its beneficial effect implemented is also obvious.
Brief description of the drawings
Fig. 1 is the structural representation of the specific embodiment of the invention.
Specific embodiment
For the technical characterstic for illustrating this programme can be understood, below by a specific embodiment, and its accompanying drawing is combined, it is right
This programme is illustrated.
By accompanying drawing as can be seen that the BIOS flash memory data read-write system based on baseboard management controller of this programme, bag
Include arm processor, BIOS controller, it is characterised in that：Arm processor is connected with FIFO stack module FIFO, first enters elder generation
Go out stack module to be connected with BIOS controller, BIOS controller is connected with BIOS flash memory, wherein the SCLK pin of BIOS controller with
The CLK pin connection of BIOS flash memory, the SDO pin of BIOS controller are connected with the WR pins of BIOS flash memory；The SDI of BIOS controller
Pin is connected with the RD pins of BIOS flash memory；The CS pin of BIOS controller are connected with the SEL pins of BIOS flash memory；SCLK：Output letter
Number, as the clock output signal of spi bus, the sequential of control BIOS Flash；SDO：Output signal, as spi bus
Data output signal, data are sent to BIOS Flash；SDI：Input signal, as the data input signal of spi bus, from
BIOS Flash receive data；CS：Output signal, as the enable signal of spi bus, for choosing BIOS Flash, makes number
It is effective according to operation.
Described FIFO stack module includes：Command register, for depositing the order that arm processor sends；Ground
Location register, for depositing the initial address operated to BIOS flash memory；Length register, enters for depositing to BIOS flash memory
The specific byte number of row operation；Write-in data register, the specific data for depositing BIOS flash memory to be written；Data are read to post
Storage, for depositing the specific data read from BIOS flash memory；Described BIOS controller is connected with BIOS flash memory by SPI interface
Connect.Arm processor is connected with FIFO stack module by AMBA buses.
A kind of BIOS flash memory data read-write method based on baseboard management controller, comprises the following steps：
1）Start BIOS controller；
2）Operational order, address, length are sent to FIFO stack module by arm processor；
3）BIOS controller reads the order of FIFO stack module, and judgement is the concrete operations to BIOS flash memory, it is determined that being
Erasing, write-in are read, and obtain the initial address of operation BIOS flash memory and the data length of operation BIOS flash memory；If
Write-in, then into step 4）, if erasing or reading then enter step 5）
4）BIOS controller reads the specific data of the BIOS flash memory to be written in FIFO stack module, subsequently into step
5）；
5）BIOS controller is the order, initial address obtained from FIFO stack module and data length transition into pressing bit
Position mode is sent to BIOS flash memory, if read operation then enters step 6）；If erasing or write operation, BIOS
Controller enters line delay and waits BIOS flash memory operation to complete, subsequently into step 8）；
6）The BIOS flash memory data for reading by the bit form for being converted to byte, are sent back FIFO heap by BIOS controller
Stack module；
7）Arm processor fetches data from FIFO stack module；
8）Operation terminates.
The present invention is not limited in above-mentioned specific embodiment, and those of ordinary skill in the art are in essential scope of the invention
Change, remodeling, addition or the replacement inside made, should also belong to protection scope of the present invention.
Claims (4)
1. a kind of BIOS flash memory data read-write system based on baseboard management controller, including arm processor, BIOS controller,
It is characterized in that：Arm processor is connected with FIFO stack module, and FIFO stack module is connected with BIOS controller,
BIOS controller is connected with BIOS flash memory,
Described FIFO stack module includes：
Command register, for depositing the order that arm processor sends；
Address register, for depositing the initial address operated to BIOS flash memory；
Length register, for depositing the specific byte number operated to BIOS flash memory；
Write-in data register, the specific data for depositing BIOS flash memory to be written；
Read data register, for depositing the specific data read from BIOS flash memory.
2. the BIOS flash memory data read-write system based on baseboard management controller according to claim 1, it is characterized in that：Institute
The BIOS controller stated is connected with BIOS flash memory by SPI interface.
3. the BIOS flash memory data read-write system based on baseboard management controller according to claim 1 and 2, its feature
It is：Arm processor is connected with FIFO stack module by AMBA buses.
4. a kind of BIOS flash memory data read-write method based on baseboard management controller, it is characterised in that comprise the following steps：
1）Start BIOS controller；
2）Operational order, address, length are sent to FIFO stack module by arm processor；
3）BIOS controller reads the order of FIFO stack module, and judgement is the concrete operations to BIOS flash memory, it is determined that being
Erasing, write-in are read, and obtain the initial address of operation BIOS flash memory and the data length of operation BIOS flash memory；If
Write-in, then into step 4）, if erasing or reading then enter step 5）
4）BIOS controller reads the specific data of the BIOS flash memory to be written in FIFO stack module, subsequently into step
5）；
5）BIOS controller is the order, initial address obtained from FIFO stack module and data length transition into pressing bit
Position mode is sent to BIOS flash memory, if read operation then enters step 6）；If erasing or write operation, BIOS
Controller enters line delay and waits BIOS flash memory operation to complete, subsequently into step 8）；
6）The BIOS flash memory data for reading by the bit form for being converted to byte, are sent back FIFO heap by BIOS controller
Stack module；
7）Arm processor fetches data from FIFO stack module；
8）Operation terminates.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611260942.9A CN106776399A (en) | 2016-12-30 | 2016-12-30 | BIOS flash memory data read-write system and method based on baseboard management controller |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611260942.9A CN106776399A (en) | 2016-12-30 | 2016-12-30 | BIOS flash memory data read-write system and method based on baseboard management controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106776399A true CN106776399A (en) | 2017-05-31 |
Family
ID=58954863
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611260942.9A Pending CN106776399A (en) | 2016-12-30 | 2016-12-30 | BIOS flash memory data read-write system and method based on baseboard management controller |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106776399A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108062234A (en) * | 2017-12-07 | 2018-05-22 | 郑州云海信息技术有限公司 | A kind of system and method that BMC FLASH are accessed by mailbox protocol realizations server host |
| CN108304282A (en) * | 2018-03-07 | 2018-07-20 | 郑州云海信息技术有限公司 | A kind of control method and relevant apparatus of double BIOS |
| CN108334367A (en) * | 2017-08-31 | 2018-07-27 | 郑州云海信息技术有限公司 | A kind of firmware remote update system and method towards BMC chip |
| CN110781527A (en) * | 2019-09-29 | 2020-02-11 | 苏州浪潮智能科技有限公司 | Control register protection method and device |
| CN111506454A (en) * | 2019-01-31 | 2020-08-07 | 广达电脑股份有限公司 | Method and system for recovering and updating basic input/output system |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103488498A (en) * | 2013-09-03 | 2014-01-01 | 华为技术有限公司 | Computer booting method and computer |
| CN104424044A (en) * | 2013-09-06 | 2015-03-18 | 鸿富锦精密工业（深圳）有限公司 | Server system |
| US20150149815A1 (en) * | 2013-11-27 | 2015-05-28 | American Megatrends, Inc. | Bios failover update with service processor having direct serial peripheral interface (spi) access |
| CN105653457A (en) * | 2016-01-05 | 2016-06-08 | 浪潮电子信息产业股份有限公司 | Method for detecting consistency of UEFI BIOS versions of multiple servers of ARM platform |
| CN105700969A (en) * | 2014-11-25 | 2016-06-22 | 英业达科技有限公司 | Server system |
-
2016
- 2016-12-30 CN CN201611260942.9A patent/CN106776399A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103488498A (en) * | 2013-09-03 | 2014-01-01 | 华为技术有限公司 | Computer booting method and computer |
| CN104424044A (en) * | 2013-09-06 | 2015-03-18 | 鸿富锦精密工业（深圳）有限公司 | Server system |
| US20150149815A1 (en) * | 2013-11-27 | 2015-05-28 | American Megatrends, Inc. | Bios failover update with service processor having direct serial peripheral interface (spi) access |
| CN105700969A (en) * | 2014-11-25 | 2016-06-22 | 英业达科技有限公司 | Server system |
| CN105653457A (en) * | 2016-01-05 | 2016-06-08 | 浪潮电子信息产业股份有限公司 | Method for detecting consistency of UEFI BIOS versions of multiple servers of ARM platform |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108334367A (en) * | 2017-08-31 | 2018-07-27 | 郑州云海信息技术有限公司 | A kind of firmware remote update system and method towards BMC chip |
| CN108334367B (en) * | 2017-08-31 | 2021-03-30 | 郑州云海信息技术有限公司 | Firmware remote upgrading method for BMC chip |
| CN108062234A (en) * | 2017-12-07 | 2018-05-22 | 郑州云海信息技术有限公司 | A kind of system and method that BMC FLASH are accessed by mailbox protocol realizations server host |
| CN108062234B (en) * | 2017-12-07 | 2021-07-27 | 郑州云海信息技术有限公司 | System and method for realizing server host to access BMC FLASH through mailbox protocol |
| CN108304282A (en) * | 2018-03-07 | 2018-07-20 | 郑州云海信息技术有限公司 | A kind of control method and relevant apparatus of double BIOS |
| CN108304282B (en) * | 2018-03-07 | 2021-04-20 | 郑州云海信息技术有限公司 | Control method of double BIOS and related device |
| CN111506454A (en) * | 2019-01-31 | 2020-08-07 | 广达电脑股份有限公司 | Method and system for recovering and updating basic input/output system |
| CN110781527A (en) * | 2019-09-29 | 2020-02-11 | 苏州浪潮智能科技有限公司 | Control register protection method and device |
| CN110781527B (en) * | 2019-09-29 | 2022-02-22 | 苏州浪潮智能科技有限公司 | Control register protection method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106776399A (en) | BIOS flash memory data read-write system and method based on baseboard management controller | |
| CN105573800B (en) | A kind of veneer or multi-slab and online updating method based on ZYNQ | |
| TWI659359B (en) | Method for controlling storage device | |
| US9176865B2 (en) | Data writing method, memory controller, and memory storage device | |
| JP6199940B2 (en) | Network basic input / output system management facility, method and non-transitory computer readable medium | |
| US8954705B2 (en) | Memory space management method and memory controller and memory storage device and memory storage using the same | |
| US20160092118A1 (en) | Memory write management in a computer system | |
| US9128634B1 (en) | Systems and methods of packed command management for non-volatile storage devices | |
| CN110209419A (en) | A kind of CAN bus based DSP embedded device updating method and device | |
| CN104077166A (en) | EPCS and EPCQ storer online upgrading method based on IP core in FPGA | |
| US20140164680A1 (en) | Method for switching operation mode, memory controller and memory storage apparatus | |
| TW201145037A (en) | USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch | |
| CN102623069A (en) | Random excitation flash model verification method | |
| TW201812782A (en) | Methods for read retry and apparatuses using the same | |
| US9037781B2 (en) | Method for managing buffer memory, memory controllor, and memory storage device | |
| CN109815171A (en) | Method and apparatus for the Memory Controller discovery specific non-volatile memory devices of supplier | |
| US20140129206A1 (en) | Simulator and simulating method for flash memory background | |
| CN102902550B (en) | Computer system and operating system loading method thereof | |
| CN101169755A (en) | Test pin free contact type CPU card test method | |
| JP2001134629A (en) | Simulation method and simulation system | |
| US9984016B2 (en) | Systems and methods for hardware arbitration of a communications bus | |
| TWI494944B (en) | Method of detecting memory modules, memory control circuit unit and storage appartus | |
| CN211878599U (en) | Simulation verification system applied to field editable gate array FPGA | |
| TWI614684B (en) | Field firmware upgrading method and computer-readable medium | |
| CN109445686B (en) | Storage disk and data access method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170531 |