CN106773932A - Digitlization based on FPGA is by ripple current limiting system and guard method - Google Patents

Digitlization based on FPGA is by ripple current limiting system and guard method Download PDF

Info

Publication number
CN106773932A
CN106773932A CN201611110590.9A CN201611110590A CN106773932A CN 106773932 A CN106773932 A CN 106773932A CN 201611110590 A CN201611110590 A CN 201611110590A CN 106773932 A CN106773932 A CN 106773932A
Authority
CN
China
Prior art keywords
current
circuit
fpga
signal
power switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201611110590.9A
Other languages
Chinese (zh)
Other versions
CN106773932B (en
Inventor
刘健
管增伦
张忠温
刘如成
颜冰
娄珍申
王阳
刘小虎
秦实宏
文小玲
李自成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
China National Coal Group Corp
Wuhan Micro Hydrogen New Energy Co Ltd
Wuhan Institute of Technology
Original Assignee
China National Coal Group Corp
Wuhan Micro Hydrogen New Energy Co Ltd
Wuhan Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by China National Coal Group Corp, Wuhan Micro Hydrogen New Energy Co Ltd, Wuhan Institute of Technology filed Critical China National Coal Group Corp
Priority to CN201611110590.9A priority Critical patent/CN106773932B/en
Publication of CN106773932A publication Critical patent/CN106773932A/en
Application granted granted Critical
Publication of CN106773932B publication Critical patent/CN106773932B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00Programme-control systems
    • G05B19/02Programme-control systems electric
    • G05B19/04Programme control other than numerical control, i.e. in sequence controllers or logic controllers
    • G05B19/042Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
    • G05B19/0423Input/output
    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05BCONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B2219/00Program-control systems
    • G05B2219/20Pc systems
    • G05B2219/21Pc I-O input output
    • G05B2219/21137Analog to digital conversion, ADC, DAC

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Automation & Control Theory (AREA)
  • Dc-Dc Converters (AREA)
  • Emergency Protection Circuit Devices (AREA)

Abstract

The present invention provides a kind of digitlization based on FPGA by ripple current limiting system, it includes current measurement circuit, electronic power switch device and switching device drive circuit, also include analog converting circuit, A/D converter circuit and fpga chip, the wherein electric current of the switching device that current measurement circuit is detected, turn into through analog converting circuit transformations and be adapted to the signal that A/D converter circuit is gathered, data signal is converted to by A/D converter circuit, fpga chip obtains the data signal, carry out excessively stream judgement, output pulse width signal dutyfactor drives electronic power switch device to switching device drive circuit.The present invention realizes that by ripple current limit the arithmetic speed of FPGA is exceedingly fast using digitizing solution(Tens MHz are can reach, and calculation function is stronger), wave limiting function can add increasingly complex algorithm, and efficient fault tolerant mechanism so that have flexibility higher, safety and reliability by ripple current limiting system.

Description

Digitlization based on FPGA is by ripple current limiting system and guard method
Technical field
The present invention relates to electronic power switch device overcurrent protection field, and in particular to a kind of digitlization based on FPGA by Ripple current limiting system and guard method.
Background technology
With continuing to develop for power electronic devices and control technology, Technics of Power Electronic Conversion system driven in industrial electric, Communications and transportation, power system, communication system, and new energy field are widely applied.And the voltage of switching device Grade and current class also more and more higher, the requirement to the safe and stable operation ability of Technics of Power Electronic Conversion system equally also have sternly Lattice requirement.And in actual applications, main circuit is likely to occur short circuit or the unexpected fluctuation of electric current, although power electronics can be utilized The current foldback circuit that device itself is provided realizes the judgement of excessively stream, and the locking of switching device is completed by control system, but The threshold value of power electronic devices itself overcurrent protection is high, and can not carry out flexible modulation, while being by exclusive circuit and control The intrinsic time delay of system, also results in protection process execution time more long.Therefore, after there is flow problem, to electric power electricity The excessively stream impact influence of sub switch device is very big.
Ideal method is to take the method by ripple current limit, but at present in the technical implementation method Mainly based on analog circuit realization, for the timing sampling using microprocessor, analog circuit speed is fast, can be quick Current-limiting function is realized, but analog circuit also deposits following problem:(1)Analog Circuit Design is complex, is not easy to later stage liter Level.And analog circuit, when realizing that the wave limiting of multiple switch device is protected, each device is required to the independent circuit of configuration, is System complexity is improved.(2)Analog circuit is difficult to the algorithm and fault tolerance of complexity.(3)In analog circuit, fluxion is crossed Value, excessively stream return to numerical value, minimum pulse width numerical value and once set, it is impossible to realize online modification, and complicated information is difficult to and microprocessor Device is interacted.(4)Analog circuit is only only completed wave limiting function, and control system still needs.
The content of the invention
The technical problem to be solved in the present invention is:A kind of digitlization based on FPGA is provided by ripple current limiting system and guarantor Maintaining method so that there is flexibility higher, safety and reliability by ripple current limiting system.
The present invention is for the solution technical scheme taken of above-mentioned technical problem:A kind of digitlization based on FPGA is by ripple electricity Ductility limit system, it includes current measurement circuit, electronic power switch device and switching device drive circuit, it is characterised in that: It also includes analog converting circuit, A/D converter circuit and fpga chip, the switching device that wherein current measurement circuit is detected Electric current, turns into through analog converting circuit transformations and is adapted to the signal that A/D converter circuit is gathered, and digital letter is converted to by A/D converter circuit Number, fpga chip obtains the data signal, carries out excessively stream judgement, and output pulse width signal dutyfactor drives to switching device drive circuit Dynamic electronic power switch device.
By said system, described current measurement circuit is current sensor, photo-electricity mutual-inductor or hall device.
By said system, described electronic power switch device is several, and each electronic power switch device is to that should have One group of current measurement circuit, switching device drive circuit, analog converting circuit and A/D converter circuit, each A/D converter circuit difference It is connected with described fpga chip, fpga chip is connected with each switching device drive circuit respectively.
By said system, it also includes the microprocessor for sharing fpga chip algorithm, connects with described fpga chip Connect.
A kind of current protection method of digitlization based on FPGA by ripple current limiting system, it is characterised in that:It includes Following steps:
Signal acquisition:The current signal of the electronic power switch device after collection analog-to-digital conversion;
Pulse width signal dutycycle normal value is calculated:Under normal condition, the current signal of electronic power switch device is less than or equal to Excessively stream setting value, pulse width signal dutycycle normal value is calculated by described current signal;
The current signal of electronic power switch device judges and control:When the current signal of electronic power switch device is more than excessively stream During setting value, pulse width signal dutycycle is reduced to default minimum and is sent to switching device drive circuit, until power electronics When the current signal of switching device returns to setting value less than excessively stream, pulse width signal dutycycle is being reverted into pulse width signal dutycycle just Constant value.
As stated above, while gathering the current signal of several electronic power switch devices, it is respectively controlled.
As stated above, described pulse width signal dutycycle normal value is calculated, and is completed by microprocessor;Electronic power switch The current signal of device judges and controls, completed by fpga chip.
As stated above, during signal acquisition, the sample frequency of analog-to-digital conversion is 100kHz-1Mhz.
Beneficial effects of the present invention are:
1st, realize that by ripple current limit the arithmetic speed of FPGA is exceedingly fast using digitizing solution(Can reach tens MHz, and computing Function is stronger), wave limiting function can add increasingly complex algorithm, and efficient fault tolerant mechanism so that by ripple electric current Limitation system has flexibility higher, safety and reliability.
2nd, after from the A/D chip of multichannel, the current detecting of multiple switch device can be once realized, realizes multiple switch Device by ripple current limit.
3rd, in the multiple electronic power switch devices of control, pulse width signal dutycycle is completed by increasing microprocessor Calculate, FPGA can transmit information, microprocessor and FPGA paired runnings to microprocessor in time, and the safety for further improving system is steady It is qualitative.
Brief description of the drawings
Fig. 1 is the system principle diagram of one embodiment of the invention.
Fig. 2 is the system principle diagram of further embodiment of this invention.
Fig. 3 is that switching device drive signal generates schematic diagram.
Fig. 4 is the method flow diagram of one embodiment of the invention.
Specific embodiment
With reference to instantiation and accompanying drawing, the present invention will be further described.
Embodiment one:
As shown in figure 1, a kind of digitlization based on FPGA includes that current measurement circuit, power electronics are opened by ripple current limiting system Device and switching device drive circuit are closed, also including analog converting circuit, A/D converter circuit and fpga chip, wherein current measurement The electric current of the switching device that electric circuit inspection is arrived, turns into through analog converting circuit transformations and is adapted to the signal that A/D converter circuit is gathered, by A/D converter circuit is converted to data signal, and fpga chip obtains the data signal, carries out excessively stream judgement, output pulse width signal duty Than driving electronic power switch device to switching device drive circuit.
A kind of above-mentioned digitlization based on FPGA by ripple current limiting system current protection method, such as Fig. 3 and Fig. 4 institutes Show, comprise the following steps:
Signal acquisition:The current signal of the electronic power switch device after collection analog-to-digital conversion;
Pulse width signal dutycycle normal value is calculated:Under normal condition, the current signal of electronic power switch device is less than or equal to Excessively stream setting value, pulse width signal dutycycle normal value is calculated by described current signal;
The current signal of electronic power switch device judges and control:When the current signal of electronic power switch device is more than excessively stream During setting value, pulse width signal dutycycle is reduced to default minimum and is sent to switching device drive circuit, until power electronics When the current signal of switching device returns to setting value less than excessively stream, pulse width signal dutycycle is being reverted into pulse width signal dutycycle just Constant value.
Described current measurement circuit is current sensor, photo-electricity mutual-inductor or hall device, it is possible to achieve current measurement Device, the current signal of measurement can be that of ac can also be DC quantity.Such as LT208-S7 conducts of selection LEM companies Measurement original paper, the specified measurement electric current of its primary side is 200A, and the specified virtual value of secondary is 100mA.
Analog converting circuit, according to selected LEM current sensors, the analog converting circuit is needed the electricity of 100mA Stream signal is filtered, nurses one's health and amplifies, and conversion obtains rational voltage, there is provided to A3The acceptable conjunction of AD conversion chip institute Reason voltage range.5V is transformed into view of nargin 100mA proper, then A2The no-load voltage ratio of analog converting circuit is 40A/V.
Switching device drive circuit receives the pulse-width control signal from fpga chip and completes electronic power switch device Drive control.Drive circuit may be selected, the binary channels of CONCEPT companies, compact drive module 2SC0108T.Switching device can The FF200R12KS4 of selection EUPEC companies, rated current is 200A.
Embodiment two:
The general principle of the present embodiment is identical with embodiment one, and its difference is:As shown in Fig. 2 described power electronics Switching device be several, each electronic power switch device to should have one group of current measurement circuit, switching device drive circuit, Analog converting circuit and A/D converter circuit, each A/D converter circuit are connected with described fpga chip respectively, fpga chip difference It is connected with each switching device drive circuit.
Wherein several A/D converter circuits can be integrated into A/D chip, and user can determine AD cores according to practical object requirement The passage way of piece, sampling resolution and sampling rate.When A/D chip is multichannel, the electricity of multiple switch device can be simultaneously completed Stream sampling, support is provided for the multiple devices of realization by ripple current limit.For example A/D chip can be AD7606, and the chip can be with The AD conversion on 16,8 tunnel is completed simultaneously.
FPGA chip circuit completes the data acquisition of A/D chip, and wave limiting protection algorism.Fpga chip can be Any company or the chip of brand.According to the capacity of programmed algorithm, and complete the function suitable size of selection.And FPGA Various control algolithms and tolerant fail algorithm can also be write according to user's request.If multiple devices, then FPGA can be according to reality Situation sets more control ports.Fpga chip may be selected the xc6slx45t series cores of the Sprtan6 series of Xilinx companies Piece.
When the electronic power switch device of control is more, simple may be excessive by fpga chip amount of calculation, now increases Plus microprocessor aids in fpga chip to be calculated.Microprocessor, can be the chip of any company or brand, can Type selecting is carried out with design according to user function, and completion function.For example:The model dsp chip of TI companies 28335 may be selected.
The digitlization based on FPGA of the present embodiment by ripple current limiting system current protection method, while collection it is some The current signal of individual electronic power switch device, is respectively controlled.Described pulse width signal dutycycle normal value is calculated, by micro- Processor is completed;The current signal of electronic power switch device judges and controls, completed by fpga chip.Specifically set more than Meter, it is assumed that the overcurrent value by ripple current limit is 200A, and it is 180A that excessively stream returns to setting value, and it specifically includes following steps:
Step 1:AD samples, and obtains real-time electric current, and judge that whether electric current, more than overcurrent value 200A, is walked if entering more than if Rapid 2, any control is not carried out otherwise, only electric current is monitored.
Step 2:If electric current is more than 200A, open by ripple current limit at once, dutycycle is set as 1000, and pass through Switching device drive circuit completes the control of electronic power switch device, and sends information needed to microprocessor.With The setting of smaller dutycycle, electric current can be gradually reduced.When electric current returns to setting value 180A less than excessively stream, into step 3.
Step 3:Being exited by ripple current limit function in FPGA, the dutycycle of switching device maintains initial value constant.
Preferably, the sample frequency of analog-to-digital conversion is 100kHz-1Mhz, and its speed depends on A/D chip conversion speed, with And the arithmetic speed of FPGA.The sample rate of analog-to-digital conversion is faster, and control accuracy is higher, but the cost of A/D chip is also high, can Preferentially chosen according to application scenario.
The present invention replaces traditional analog comparator to complete the wave limiting of power electronic devices using digitizer Function, its feasibility includes with feature:
(1)A/D chip sample rate has reached hundreds of kHz, or even MHz ranks, realizes being limited by ripple electric current using digitizing solution System, compared with analog circuit, after sampling section has not had technical obstruction, and the A/D chip of selection multichannel, can be once The current detecting of multiple switch device is realized, support is provided by ripple current limit for the multiple devices of realization;
(2)Using software program realize traditional analog circuit formula wave limiting circuit, it is to avoid complicated Analog Circuit Design, Multiple devices can simultaneously be realized also can conveniently realize that systemic-function is upgraded by the protection of ripple current limit, and later stage;
(3)After digitlization, wave limiting function can add increasingly complex algorithm, and efficient fault tolerant mechanism, can enter one Walk the security and stability of raising system;
(4)FPGA can be with microprocessor interactive information, excessively stream numerical value, return numerical value by ripple limitation electric current, and minimum pulse width Numerical value can carry out offline or online modification according to different application objects, there are overcurrent events and after excessively stream is returned, FPGA also can transmit information to microprocessor in time, thus can further improve control system performance;
(5)Microprocessor model can be chosen as requested, and with FPGA paired runnings, FPGA can also write control and calculate Method, departs from microprocessor isolated operation.
Above example is merely to illustrate design philosophy of the invention and feature, its object is to make technology in the art Personnel will appreciate that present disclosure and implement according to this that protection scope of the present invention is not limited to above-described embodiment.So, it is all according to The equivalent variations made according to disclosed principle, mentality of designing or modification, within protection scope of the present invention.

Claims (8)

1. by ripple current limiting system, it includes current measurement circuit, electronic power switch device for a kind of digitlization based on FPGA Part and switching device drive circuit, it is characterised in that:It also includes analog converting circuit, A/D converter circuit and fpga chip, its The electric current of the switching device that middle current measurement circuit is detected, turns into through analog converting circuit transformations and is adapted to A/D converter circuit collection Signal, data signal is converted to by A/D converter circuit, fpga chip obtains the data signal, carries out excessively stream judgement, exports arteries and veins Bandwidth signals dutycycle drives electronic power switch device to switching device drive circuit.
2. the digitlization based on FPGA according to claim 1 is by ripple current limiting system, it is characterised in that:Described electricity Flow measurement circuitry is current sensor, photo-electricity mutual-inductor or hall device.
3. the digitlization based on FPGA according to claim 1 is by ripple current limiting system, it is characterised in that:Described electricity Power electronic switching device is several, and each electronic power switch device drives to that should have one group of current measurement circuit, switching device Dynamic circuit, analog converting circuit and A/D converter circuit, each A/D converter circuit are connected with described fpga chip respectively, FPGA cores Piece is connected with each switching device drive circuit respectively.
4. the digitlization based on FPGA according to claim 3 is by ripple current limiting system, it is characterised in that:It also includes Microprocessor for sharing fpga chip algorithm, is connected with described fpga chip.
5. the digitlization based on FPGA described in a kind of claim 1 is by the current protection method of ripple current limiting system, and it is special Levy and be:It is comprised the following steps:
Signal acquisition:The current signal of the electronic power switch device after collection analog-to-digital conversion;
Pulse width signal dutycycle normal value is calculated:Under normal condition, the current signal of electronic power switch device is less than or equal to Excessively stream setting value, pulse width signal dutycycle normal value is calculated by described current signal;
The current signal of electronic power switch device judges and control:When the current signal of electronic power switch device is more than excessively stream During setting value, pulse width signal dutycycle is reduced to default minimum and is sent to switching device drive circuit, until power electronics When the current signal of switching device returns to setting value less than excessively stream, pulse width signal dutycycle is being reverted into pulse width signal dutycycle just Constant value.
6. current protection method according to claim 5, it is characterised in that:Gather several electronic power switch devices simultaneously The current signal of part, is respectively controlled.
7. current protection method according to claim 6, it is characterised in that:Described pulse width signal dutycycle normal value meter Calculate, completed by microprocessor;The current signal of electronic power switch device judges and controls, completed by fpga chip.
8. current protection method according to claim 6, it is characterised in that:During signal acquisition, the sampling of analog-to-digital conversion is frequently Rate is 100kHz-1Mhz.
CN201611110590.9A 2016-12-06 2016-12-06 Based on the digitlization of FPGA by wave current limiting system and guard method Active CN106773932B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611110590.9A CN106773932B (en) 2016-12-06 2016-12-06 Based on the digitlization of FPGA by wave current limiting system and guard method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201611110590.9A CN106773932B (en) 2016-12-06 2016-12-06 Based on the digitlization of FPGA by wave current limiting system and guard method

Publications (2)

Publication Number Publication Date
CN106773932A true CN106773932A (en) 2017-05-31
CN106773932B CN106773932B (en) 2019-03-08

Family

ID=58874686

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611110590.9A Active CN106773932B (en) 2016-12-06 2016-12-06 Based on the digitlization of FPGA by wave current limiting system and guard method

Country Status (1)

Country Link
CN (1) CN106773932B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108011506A (en) * 2017-11-23 2018-05-08 郑州云海信息技术有限公司 A kind of Current limited Control method and system of inverter
CN110247615A (en) * 2018-03-09 2019-09-17 深圳市蓝海华腾技术股份有限公司 Wave limiting control system, method and electric machine controller based on dsp chip
CN116885937A (en) * 2023-09-04 2023-10-13 西安千帆翼数字能源技术有限公司 Four-phase four-bridge arm inverter wave-by-wave current limiting method and system
WO2023245917A1 (en) * 2022-06-23 2023-12-28 宁波中车时代传感技术有限公司 Overcurrent detection circuit and method suitable for alternating currents

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101557203A (en) * 2009-03-20 2009-10-14 深圳市民展科技开发有限公司 Power amplifier with overcurrent protection
CN101588124A (en) * 2008-05-23 2009-11-25 力博特公司 Wave-chasing current-limiting control method of diode mid-point clamping multilevel converter
CN101710694A (en) * 2009-11-26 2010-05-19 上海大学 Car engine cooling fan blocking/overcurrent protection system and method
CN203674694U (en) * 2013-10-11 2014-06-25 深圳市伟创电气有限公司 Cycle-by-cycle current-limiting protection circuit for variable-frequency drive
CN103944369A (en) * 2014-04-17 2014-07-23 成都麦隆电气有限公司 Wave pursuing current limiting method and device with function of short pulse suppression
CN104753050A (en) * 2015-03-13 2015-07-01 中国科学院空间应用工程与技术中心 Constant-current protection solid-state power controller and solid-state power control method
US9140755B2 (en) * 2013-03-01 2015-09-22 Test Research, Inc. Testing apparatus with backdriving protection function
CN103383404B (en) * 2013-07-04 2015-11-25 清华大学 Current measurement circuit
CN204858974U (en) * 2015-07-22 2015-12-09 航天长峰朝阳电源有限公司 High -power intelligence of high reliability power module that flow equalizes
CN103178695B (en) * 2013-03-14 2016-01-13 华北电力大学 Based on the universal Variable flow control platform of DSP+FPGA

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101588124A (en) * 2008-05-23 2009-11-25 力博特公司 Wave-chasing current-limiting control method of diode mid-point clamping multilevel converter
CN101557203A (en) * 2009-03-20 2009-10-14 深圳市民展科技开发有限公司 Power amplifier with overcurrent protection
CN101710694A (en) * 2009-11-26 2010-05-19 上海大学 Car engine cooling fan blocking/overcurrent protection system and method
US9140755B2 (en) * 2013-03-01 2015-09-22 Test Research, Inc. Testing apparatus with backdriving protection function
CN103178695B (en) * 2013-03-14 2016-01-13 华北电力大学 Based on the universal Variable flow control platform of DSP+FPGA
CN103383404B (en) * 2013-07-04 2015-11-25 清华大学 Current measurement circuit
CN203674694U (en) * 2013-10-11 2014-06-25 深圳市伟创电气有限公司 Cycle-by-cycle current-limiting protection circuit for variable-frequency drive
CN103944369A (en) * 2014-04-17 2014-07-23 成都麦隆电气有限公司 Wave pursuing current limiting method and device with function of short pulse suppression
CN104753050A (en) * 2015-03-13 2015-07-01 中国科学院空间应用工程与技术中心 Constant-current protection solid-state power controller and solid-state power control method
CN204858974U (en) * 2015-07-22 2015-12-09 航天长峰朝阳电源有限公司 High -power intelligence of high reliability power module that flow equalizes

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108011506A (en) * 2017-11-23 2018-05-08 郑州云海信息技术有限公司 A kind of Current limited Control method and system of inverter
CN110247615A (en) * 2018-03-09 2019-09-17 深圳市蓝海华腾技术股份有限公司 Wave limiting control system, method and electric machine controller based on dsp chip
CN110247615B (en) * 2018-03-09 2024-04-12 深圳市蓝海华腾技术股份有限公司 Wave-by-wave current limiting control system and method based on DSP chip and motor controller
WO2023245917A1 (en) * 2022-06-23 2023-12-28 宁波中车时代传感技术有限公司 Overcurrent detection circuit and method suitable for alternating currents
CN116885937A (en) * 2023-09-04 2023-10-13 西安千帆翼数字能源技术有限公司 Four-phase four-bridge arm inverter wave-by-wave current limiting method and system
CN116885937B (en) * 2023-09-04 2023-12-08 西安千帆翼数字能源技术有限公司 Wave-by-wave current limiting method and system for three-phase four-bridge arm inverter

Also Published As

Publication number Publication date
CN106773932B (en) 2019-03-08

Similar Documents

Publication Publication Date Title
CN103248294B (en) Position-sensor-free DC brushless motor double closed loop speed regulation system control method
CN106773932A (en) Digitlization based on FPGA is by ripple current limiting system and guard method
CN103457536B (en) Alternating current servo driver based on current detection and position feedback structure
CN201174041Y (en) Full-digital general AC servo positioning control driver
CN105353682B (en) Aircraft power system experiment platform device
CN101277072B (en) Electric power transformation device and method
CN106911277B (en) Control system for permanent-magnet synchronous motor based on matrix converter
CN103345245A (en) Multifunctional motor control strategy test experimental device and application thereof
CN105958891A (en) Switch magnetic resistance motor motion control method based on DSP+CPLD
CN104201948B (en) Control device and method of position-free sensor of switched reluctance motor
CN103913659A (en) Instantaneous protection tester and operation method thereof
CN102664387B (en) Three-phase asynchronous motor phase sequence protection method
CN105553303B (en) Standby control system for primary side feedback AC DC Switching Power Supplies
CN102928706A (en) Alternating current acquisition device and data acquisition method thereof
Moraveji et al. DSP sensorless controller of switched reluctance motor-generator approaching to am modulation
CN107329096B (en) A kind of power supply signal acquisition feature extraction device based on ARM framework
CN106787841B (en) Rectification control system with redundant current feedback
CN106559022B (en) A kind of AC servo motor position control system
Senicar et al. Enhanced bandwidth current controller for FPGA based inverter drives-a detailed analysis and implementation
CN108780123A (en) A kind of load detection method, load detecting circuit and electronic equipment
Shao et al. A FPGA-based motion control IC design
CN108123419A (en) A kind of overcurrent protection method, device, chip and control circuit
CN105529951B (en) The variable inversion controlling method of dead time and system of belt current zero passage Region control
CN206060562U (en) A kind of circuit for power conversion for power analysis instrument power module
CN206135755U (en) Low -voltage is small -size to have brush motor drive and small power motor

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant