CN106315503A - Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof - Google Patents

Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof Download PDF

Info

Publication number
CN106315503A
CN106315503A CN201610704386.3A CN201610704386A CN106315503A CN 106315503 A CN106315503 A CN 106315503A CN 201610704386 A CN201610704386 A CN 201610704386A CN 106315503 A CN106315503 A CN 106315503A
Authority
CN
China
Prior art keywords
nano
quasi
silica
silicon
based quasi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610704386.3A
Other languages
Chinese (zh)
Inventor
周建华
张力
王阳阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Sun Yat Sen University
Original Assignee
National Sun Yat Sen University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Sun Yat Sen University filed Critical National Sun Yat Sen University
Priority to CN201610704386.3A priority Critical patent/CN106315503A/en
Publication of CN106315503A publication Critical patent/CN106315503A/en
Pending legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00206Processes for functionalising a surface, e.g. provide the surface with specific mechanical, chemical or biological properties
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00Microstructural systems; Auxiliary parts of microstructural devices or systems
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00341Processes for manufacturing microsystems not provided for in groups B81C1/00023 - B81C1/00261
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00388Etch mask forming
    • B81C1/00404Mask characterised by its size, orientation or shape
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00841Cleaning during or after manufacture
    • B81C1/00849Cleaning during or after manufacture during manufacture
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0156Lithographic techniques

Abstract

The invention provides an ordered array of a silicon-based quasi three-dimensional nanostructure and a preparation method thereof. The quasi three-dimensional nanostructure is a nanoscale columnar structure with two big ends and a small middle portion, and a proportion of the diameter of the two ends of the columnar structure to the diameter of the middle portion of the columnar structure is 3-20:1. Compared with the existing silicon-based nano ordered structure array, the ordered array of the silicon-based quasi three-dimensional nanostructure provided by the invention has the more complex quasi three-dimensional structure is highly ordered, high in precision, extremely small in size, and controllable in structure, has special optical and electrical properties, and has important value in fields of electronic information, solar cells and biochemical sensing. Preparation of the ordered array of the silicon-based quasi three-dimensional nanostructure with more complex structure is achieved by adjusting a reactive ion etching technology, and the size of the nanostructure can be adjusted in a controllable manner. The ordered array of the silicon-based quasi three-dimensional nanostructure provided by the invention has wide application prospects in aspects of photoelectric devices and sensing chips.

Description

A kind of silica-based quasi-3-D nano, structure oldered array and preparation method thereof
Technical field
The present invention relates to micro-nano technology preparation field, more particularly, to a kind of silica-based orderly battle array of quasi-3-D nano, structure Row and preparation method thereof.
Background technology
Silicon is the semi-conducting material that a kind of range is the widest, under the background that current information technology is fast-developing, and two poles Pipe, audion, IGCT, field effect transistor and various integrated circuit, including the CPU etc. in computer, be all as former material with silicon Material.Meanwhile, silicon can also be made into solaode, and radiation can be converted to electric energy, has in terms of the exploitation of clean energy resource There is important value.Additionally, pure silicon dioxide can make the glass fibre of the high grade of transparency, can be used for fiber optics communications, have Weight is little, contain much information, capacity of resisting disturbance is strong, confidentiality advantages of higher.
Along with the development of nanosecond science and technology, research is found that nano material has significant interface and skin effect, little The special natures such as dimensional effect, quantum size effect and macro quanta tunnel effect.These characteristics make nano material present It is different from the electromagnetism of traditional structural materials, optics, thermodynamics and chemical property, thus at photoelectric device, sensing chip etc. Aspect has broad application prospects.
Nano material is as emerging material, and the most maximum problem is how to prepare batch, uniform, pure this micro- Type material, thus study actual performance and the mechanism thereof of this kind of material further.From the point of view of current research conditions, at all Donnas In rice material, the research temperature of the grapheme material of one-dimensional CNT and two dimension is the highest, and the report of quasi-3-D nano, structure Road is fewer, and the most diversified quasi-3-D nano, structure and preparation method thereof still has important value.
Summary of the invention
It is desirable to provide a kind of silica-based quasi-3-D nano, structure oldered array and preparation method thereof, thus at e-mail The fields such as breath, clean energy resource, biochemical sensitive play a role.
To achieve these goals, the present invention uses techniques below means: a kind of silica-based orderly battle array of quasi-3-D nano, structure Row, described quasi-3-D nano, structure is the column structure that big centre, nano level two is little;Two of described column structure Diameter and the ratio of diameter of centre of column structure be 3 ~ 20:1.
Additionally provide the preparation method of a kind of silica-based quasi-3-D nano, structure oldered array, including substrate, preparation side simultaneously Method comprises the following steps:
S1. develop a film: choose monocrystalline silicon piece and be carried out, dry up, obtain a clean smooth silicon base;
S2. whirl coating: the silicon substrate surface obtained by S1 is coated with last layer electron beam resist thin layer, the thickness of electron beam resist thin layer Degree is 50 ~ 1000nm;
S3. exposure: design exposing patterns and correct, then the electron beam resist thin layer of silicon base being carried out electron beam exposure Process;
S4. development: the silicon base after exposure is immersed in the tetramethylammonium hydroxide aqueous solution of 10%, removes uncrosslinked electricity Son bundle photoresist;
S5. etching: silicon base be put on load plate, carries out reactive ion etching to silicon base with the face of electron beam resist;
S6. remove photoresist: wash away the electron beam resist of residual with the aqueous hydrogen fluoride solution of 10%, clean and dry up, obtain silica-based accurate three Dimension nanometer construction oldered array.
As a further improvement on the present invention, described S1 includes procedure below: choose sizeable silicon chip, first with aseptic Cloth dips dehydrated alcohol wiping silicon substrate surface;Then silicon chip is immersed in acetone, cleans 5 with the power ultrasonic of 180 W min;Then silicon chip is immersed in ethanol, cleans 5 min with the power ultrasonic of 180 W, with pure water, Wafer Cleaning is clean;? After silicon chip dry nitrogen air-flow is dried up, obtain the most smooth silicon base.
As a further improvement on the present invention, the step of S4 is: the silicon chip sample after exposure is first immersed in the tetramethyl of 10% In base ammonium hydroxide aqueous solution, jiggle 1 min;Then clean water silicon chip sample is used;Finally with drying nitrogen slowly Stream dries up silicon chip sample.
Particularly, the operation of step S5 is: silica-based being positioned on load plate is carried out reactive ion etching, by controlling load plate Material and the relative amount of size regulation reactive ion gas, it is ensured that silicon base does not occur over etching to produce fracture, obtains one Silica-based quasi-three-dimensional manometer column structure.
Particularly, the operation of step S5 is: silica-based being positioned on load plate is carried out reactive ion over etching, obtains a kind of cone Shape nanostructured;The bus of this cone-shaped nano structure is arc.
The present invention mainly make use of the isotropism and anisotropy that reactive ion gas etches in silicon chip, by regulation The concentration of reactive ion gas and the ratio of area to be etched, it is achieved the orderly battle array of silica-based quasi-3-D nano, structure of many sizes The controlled preparation of row.
The present invention possesses following beneficial effect.
1. compared with existing silicon-based nano ordered structure array, the silica-based quasi-3-D nano, structure oldered array of the present invention Having more complicated quasi-three dimensional structure, this structure height is orderly, high-precision, size are minimum, structure-controllable, has special light , electrical properties, have important value in fields such as electronic information, solaode, biochemical sensitives;
2. the present invention is by adjusting reactive ion etching process, it is achieved that the more complicated silica-based quasi-3-D nano, structure of structure is orderly The preparation of array, and can controllably regulate the size of nanostructured;
Provide a kind of silica-based quasi-three-dimensional manometer column oldered array and the silica-based quasi-orderly battle array of three-dimensional manometer taper of one the most simultaneously Row, have broad application prospects at the aspect such as photoelectric device, sensing chip.
Accompanying drawing explanation
Fig. 1 is the preparation flow schematic diagram of difform silica-based quasi-3-D nano, structure oldered array;
Fig. 2 is the microstructure Electronic Speculum figure after the silicon chip sample of electron beam exposure develops;
After Fig. 3 is reactive ion etching, silica-based quasi-three-dimensional manometer column oldered array and the silica-based quasi-orderly battle array of three-dimensional manometer taper The microstructure Electronic Speculum figure of row;
Fig. 4 is the silica-based quasi-three-dimensional manometer column oldered array after removing photoresist and the microcosmic of silica-based quasi-three-dimensional manometer taper oldered array Structure Electronic Speculum figure;
Wherein, 1 is substrate, and 2 be electron beam resist thin layer, a be reactive ion gas appropriate under the conditions of synthesize silica-based accurate three Wiener rice column oldered array, b is the silica-based quasi-three-dimensional manometer taper oldered array of preparation under the conditions of over etching.
Detailed description of the invention
The present invention is further described below in conjunction with the accompanying drawings with specific embodiment.Unless stated otherwise, the present invention uses Reagent, equipment and method be the art conventional commercial reagent, equipment and conventional use of method.
Embodiment one: silica-based quasi-three-dimensional manometer column oldered array
1. develop a film: cut the monocrystalline silicon piece of 2cm × 2cm, with acetone, ethanol, clear water, silicon chip is carried out sonic oscillation cleaning successively, Finally dry up with dry nitrogen air-flow, it is provided that a most smooth silicon base;
2. whirl coating: utilize spin coating instrument, at the electron beam resist of one layer of 700nm thickness of silicon substrate surface spin coating, by sample silicon chip It is placed on front baking in 90 DEG C of thermal station and processes 5 min;
3. exposure: design exposing patterns is nanometer filled circles array, and circular diameter is 360 nm, and array period is 610 nm, with soft After part carries out proximity correction, the photoresist thin layer of silicon chip sample is carried out electron beam exposure process;
4. development: the silicon chip sample after exposure is immersed in the tetramethylammonium hydroxide aqueous solution of 10%, jiggles 1 min, Remove uncrosslinked photoresist, cleaner by clean water, dry nitrogen air-flow dries up;
5. etching: cut-off footpath is about the silica discs of 10 cm as load plate, and sample silicon chip is placed on load plate surface, right Face, silicon base electron beam resist thin layer place carries out reactive ion etching, etching gas composition for for 15 sccm CHF3,5 Sccm SF6, pressure is 5 mTorr, and temperature is 20 DEG C, and etch period is 10.5 min;
6. remove photoresist: wash away the photoresist of residual with the aqueous hydrogen fluoride solution of 10%, cleaner by clean water, dry nitrogen air-flow blows Dry, finally obtain silica-based quasi-3-D nano, structure oldered array.
Preparation process as shown in a in accompanying drawing 1, electron beam exposure the localized micro scanning electron microscope of acquired results after developing Photo as shown in Fig. 2, reactive ion etching and a portion in the localized micro stereoscan photograph such as Fig. 3 of acquired results after removing photoresist Point, in Fig. 4 shown in a part.Diameter in the middle of the diameter at gained column structure two and column structure ratio is for 8:1.
Embodiment two: silica-based quasi-three-dimensional manometer taper oldered array
1. develop a film: cut the monocrystalline silicon piece of 1cm × 1 cm, successively with acetone, ethanol, that clear water carries out sonic oscillation to silicon chip is clear Wash, finally dry up with dry nitrogen air-flow, it is provided that a most smooth silicon base;
2. whirl coating: operate consistent with embodiment 1;
3. exposure: operate consistent with embodiment 1;
4. development: operate consistent with embodiment 1;
5. etching: operate consistent with embodiment 1;
6. remove photoresist: operate consistent with embodiment 1.
In preparation process such as accompanying drawing 1 shown in b part, the localized micro scanning electricity of acquired results after electron beam exposure development Mirror photo as shown in Fig. 2, reactive ion etching b portion in the localized micro stereoscan photograph such as Fig. 3 of acquired results after removing photoresist Point, in Fig. 4 shown in b part.

Claims (7)

1. a silica-based quasi-3-D nano, structure oldered array, it is characterised in that described quasi-3-D nano, structure is nanoscale The little column structure in big centre, two.
Silica-based quasi-3-D nano, structure oldered array the most according to claim 1, it is characterised in that described column structure The diameter at two and the ratio of diameter of centre of column structure be 3 ~ 20:1.
3. a preparation method for silica-based quasi-3-D nano, structure oldered array, including substrate, it is characterised in that include following step Rapid:
S1. develop a film: choose cleaning monocrystalline silicon, dry up, obtain silicon base;
S2. whirl coating: the silicon substrate surface that S1 obtains is coated electron beam resist thin layer;
S3. exposure: design exposing patterns and correct, then the electron beam resist thin layer of silicon base being carried out electron beam exposure Process;
S4. development: the silicon base after exposure is removed uncrosslinked electron beam resist;
S5. etching: the face, place with electron beam resist of S4 gained silicon base is carried out reactive ion etching;
S6. remove photoresist: wash away the electron beam resist of residual, clean and dry up, obtain silica-based quasi-3-D nano, structure oldered array.
The preparation method of silica-based quasi-3-D nano, structure oldered array the most according to claim 3, it is characterised in that pass through Control load plate material and the relative amount of size regulation reactive ion gas, it is ensured that silicon base does not occur over etching to produce fracture.
The preparation method of silica-based quasi-3-D nano, structure oldered array the most according to claim 3, it is characterised in that control The amount of reactive ion and etch period so that reactive ion etching generation over etching.
6. the silica-based quasi-3-D nano, structure oldered array that a preparation method according to claim 5 obtains, it is characterised in that Described quasi-3-D nano, structure is that nano level taper is protruding.
Silica-based quasi-3-D nano, structure oldered array the most according to claim 6, it is characterised in that the mother of described taper Line is camber line.
CN201610704386.3A 2016-08-23 2016-08-23 Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof Pending CN106315503A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610704386.3A CN106315503A (en) 2016-08-23 2016-08-23 Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610704386.3A CN106315503A (en) 2016-08-23 2016-08-23 Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof

Publications (1)

Publication Number Publication Date
CN106315503A true CN106315503A (en) 2017-01-11

Family

ID=57742294

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610704386.3A Pending CN106315503A (en) 2016-08-23 2016-08-23 Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof

Country Status (1)

Country Link
CN (1) CN106315503A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106672896A (en) * 2017-01-12 2017-05-17 广东工业大学 Machining method for any three-dimensional microstructure
CN111943130A (en) * 2020-07-10 2020-11-17 深圳市安瑞生物科技有限公司 Nano needle array and preparation method and application thereof

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002079499A (en) * 2000-09-08 2002-03-19 Terumo Corp Method of manufacturing needle-like article, and manufactured needle
CN102781815A (en) * 2009-12-23 2012-11-14 ***-普朗克科学促进协会 Conical nanostructures on substrate surfaces, in particular optical elements, methods for the production thereof and use thereof
CN103086321A (en) * 2013-01-25 2013-05-08 中国科学院上海微***与信息技术研究所 Method for manufacturing monocrystalline silicon nano-long needle point on (111) type silicon chip
CN103738913A (en) * 2013-12-31 2014-04-23 中山大学 Method for manufacturing quasi-three-dimensional micron-nanometer column array
CN104495742A (en) * 2014-12-15 2015-04-08 北京大学 Process for processing surface plasmon polariton coupled nano array based on scallop effect
CN105502281A (en) * 2014-10-09 2016-04-20 中国科学院苏州纳米技术与纳米仿生研究所 Metal patterning method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002079499A (en) * 2000-09-08 2002-03-19 Terumo Corp Method of manufacturing needle-like article, and manufactured needle
CN102781815A (en) * 2009-12-23 2012-11-14 ***-普朗克科学促进协会 Conical nanostructures on substrate surfaces, in particular optical elements, methods for the production thereof and use thereof
CN103086321A (en) * 2013-01-25 2013-05-08 中国科学院上海微***与信息技术研究所 Method for manufacturing monocrystalline silicon nano-long needle point on (111) type silicon chip
CN103738913A (en) * 2013-12-31 2014-04-23 中山大学 Method for manufacturing quasi-three-dimensional micron-nanometer column array
CN105502281A (en) * 2014-10-09 2016-04-20 中国科学院苏州纳米技术与纳米仿生研究所 Metal patterning method
CN104495742A (en) * 2014-12-15 2015-04-08 北京大学 Process for processing surface plasmon polariton coupled nano array based on scallop effect

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张汝京等: "《纳米集成电路制造工艺》", 31 July 2014, 清华大学出版社 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106672896A (en) * 2017-01-12 2017-05-17 广东工业大学 Machining method for any three-dimensional microstructure
CN106672896B (en) * 2017-01-12 2017-11-07 广东工业大学 A kind of processing method of Arbitrary 3 D micro-structural
CN111943130A (en) * 2020-07-10 2020-11-17 深圳市安瑞生物科技有限公司 Nano needle array and preparation method and application thereof
CN111943130B (en) * 2020-07-10 2021-06-29 深圳市安瑞生物科技有限公司 Nano needle array and preparation method and application thereof

Similar Documents

Publication Publication Date Title
CN102173376B (en) Preparation method for small silicon-based nano hollow array with orderly heights
Wang et al. Direct modification of silicon surface by nanosecond laser interference lithography
US8318604B2 (en) Substrate comprising a nanometer-scale projection array
CN105084305A (en) Nano-structure and preparation method thereof
CN103011058B (en) Method for preparing three-dimensional hollow micro nanometer functional structure by utilizing laser direct writing
CN103043600B (en) Preparation method of three-dimensional self-supporting micro-nano functional structure based on thin film material
CN106395737B (en) The preparation method for the micro/nano level array of structures that material surface form changes in gradient
TW201106424A (en) Fabrication of high aspect ratio features in a glass layer by etching
CN110862088B (en) Preparation method of silicon nanoneedle array with ultra-high depth-to-width ratio
CN109437091A (en) A method of preparing micro-nano structure in elastic substrate
Zeng et al. Preparation of composite micro/nano structure on the silicon surface by reactive ion etching: Enhanced anti-reflective and hydrophobic properties
CN105137712A (en) Method for constructing organic liquid crystal molecule single-crystal micro-wire patterned array by nanoimprint technology
CN108383078B (en) The preparation method of silicon needle array
CN106315503A (en) Ordered array of silicon-based quasi three-dimensional nanostructure and preparation method thereof
CN109900642A (en) A kind of submicron order miniature optical reactor and preparation method thereof
CN107416765A (en) The method that nano concavo-convex structure is formed in plane or curved surface
Svavarsson et al. Large arrays of ultra-high aspect ratio periodic silicon nanowires obtained via top–down route
CN109545894B (en) Preparation method of inverted eight-edge frustum-shaped patterned silicon substrate
CN108732666A (en) A kind of grating lithographic method
CN108314993B (en) Preparation method of large-area flexible hydrophobic porous silicon film
CN103663358A (en) Method for preparing super-hydrophobic surface on silicon wafer based on laser interference nanometer lithography
CN106226865B (en) Nanometer straight hole cyclic array preparation method in a kind of photonic crystal
CN102495526B (en) Optical exposing method, and method for applying optical exposure in preparation of silicon material vertical hollow structure
CN101850945B (en) Method for removing solvent from micro/nano structure
Samanta et al. Focused ion beam fabrication of SU-8 waveguide structures on oxidized silicon

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170111