CN106206274A - A kind of preparation method of nanometer grid - Google Patents

A kind of preparation method of nanometer grid Download PDF

Info

Publication number
CN106206274A
CN106206274A CN201610608428.3A CN201610608428A CN106206274A CN 106206274 A CN106206274 A CN 106206274A CN 201610608428 A CN201610608428 A CN 201610608428A CN 106206274 A CN106206274 A CN 106206274A
Authority
CN
China
Prior art keywords
photoresist
grid
nanometer grid
preparation
nanometer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610608428.3A
Other languages
Chinese (zh)
Inventor
吕元杰
谭鑫
王元刚
宋旭波
郭红雨
冯志红
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 13 Research Institute
Original Assignee
CETC 13 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 13 Research Institute filed Critical CETC 13 Research Institute
Priority to CN201610608428.3A priority Critical patent/CN106206274A/en
Publication of CN106206274A publication Critical patent/CN106206274A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66431Unipolar field-effect transistors with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

The invention discloses the preparation method of a kind of nanometer grid, relate to semiconductor device processing technology field;It is coated with the first photoresist in cleaned substrate material surface, and toasts, expose, and realize the first nanometer grid with the first developing liquid developing that the first photoresist is corresponding;It is coated with the second photoresist, and toast under certain constant temperature, expose, exposure figure translates to the right or to the left side relative to the figure in B, and realizes the second nanometer grid, the first nanometer grid and the second nanometer grid with the second developing liquid developing that the second photoresist is corresponding and have lap;Electron beam evaporation equipment deposition is used to obtain grid metal;Metal gate is obtained after stripping;Method is simple, by moving left and right the metal gate realizing 20 below nm in multiexposure, multiple exposure and exposure process.

Description

A kind of preparation method of nanometer grid
Technical field
The present invention relates to semiconductor device processing technology field.
Background technology
Grid technique is one of core technology of preparing of high electron mobility field-effect transistor (HEMT) device.Grid length is direct Determining the characteristics such as the frequency of HEMT device, noise, grid length is the least, the current cut-off frequency of device (f T) and power gain cutoff Frequency (f max) will be the highest, the noise figure of device also can be the least.Along with semiconductor technology is towards the direction of highly integrated low-power consumption Development, the requirement to grid length is more and more higher.Constantly reducing of grid size is the significant of semiconductor fabrication process constantly progress One of symbol.
During semiconductor technology produces at present, widely used projection lithography technology can obtain the grid close to 100 nm yardsticks Long, but realize below hundred nanometers and run into huge challenge.Realize the nanometer grid of below hundred nanometers, general employing electron beam exposure Realize.But, due to the electronics front scattering in photoresist and substrate and the existence of back scattering phenomenon in electronic beam exposure process, Electron scattering track extends to adjacent domain, and it involves scope at least tens nanometer.Therefore, in electron beam actual exposure process After, it is difficulty with the nanometer grid of grid length 20 below nm.
Summary of the invention
The technical problem to be solved in the present invention is for above-mentioned the deficiencies in the prior art, it is provided that the preparation side of a kind of nanometer grid Method, by moving left and right the metal gate realizing 5-20 nm in multiexposure, multiple exposure and exposure process.
For solving above-mentioned technical problem, the technical solution used in the present invention is: the method includes:
A: be coated with the first photoresist in cleaned substrate material surface, and toast under certain constant temperature;
B: utilize electron beam exposure, and realize the first nanometer grid with the first developing liquid developing that the first photoresist is corresponding;
C: be coated with the second photoresist, and toast under certain constant temperature;
D: utilize electron beam exposure, exposure figure translates to the right or to the left side relative to the figure in B, and uses the second photoresist The second corresponding developing liquid developing realizes the second nanometer grid, the first nanometer grid and the second nanometer grid lap;
E: use electron beam evaporation equipment deposition to obtain grid metal;
F: obtain metal gate after stripping.
As preferably, the first nanometer grid width is 20-100nm.
As preferably, exposure figure relative to the figure in B to right translation 5-80nm.
As preferably, the width of the second nanometer grid is 5-100nm.
As preferably, the first photoresist is polymethyl methacrylate (PMMA), and the first developer solution is methyl iso-butyl ketone (MIBK) Proportioning mixed liquor (MIBK:IPA) with indolepopionic acid.
As preferably, MIBK:IPA is 1:3.
As preferably, the second photoresist is polydimethylglutarimide (PMGI), and the second developer solution is U.S. shipley The CD-26 developer solution of company.
As preferably, after stripping, obtain the metal gate of metal gate 5-20nm.
As preferably, increase M: exposure figure between D and E step relative to the figure in B to the left side or to the right translation.
As preferably, exposure figure to the left side or translates 0-10nm relative to the figure in B to the right.
Use and have the beneficial effects that produced by technique scheme: the inventive method is simple, convenient operation, use two kinds Photoresist of different nature, and the developing liquid developing that two kinds of photoresists uses are different, by left in multiexposure, multiple exposure and exposure process Move right the metal gate realizing 20 below nm.
Accompanying drawing explanation
Fig. 1 is the structural representation of the A-B step of the embodiment of the present invention 1;
The structural representation of the C-D step of Fig. 2 embodiment of the present invention 1;
The structural representation of the E step of Fig. 3 embodiment of the present invention 1;
The structural representation of the F step of Fig. 4 embodiment of the present invention 1;
Fig. 5 is the structural representation of the A-B step of the embodiment of the present invention 3;
Fig. 6 is the structural representation of the C-D step of the embodiment of the present invention 3;
Fig. 7 is the structural representation of the M step of the embodiment of the present invention 3;
Fig. 8 is the structural representation of the E step of the embodiment of the present invention 3;
Fig. 9 is the structural representation of the F step of the embodiment of the present invention 3.
In figure: 1, backing material;2, the first photoresist;3, the second photoresist;4, the 3rd photoresist;5, grid metal.
Detailed description of the invention
The present invention is further detailed explanation with detailed description of the invention below in conjunction with the accompanying drawings.
Embodiment 1 is an embodiment of two-layer photoresist:
As Figure 1-4, for an embodiment of the preparation method of the present invention a kind of nanometer grid, the method includes:
A: be coated with the first photoresist in cleaned substrate material surface, and toast under certain constant temperature;
B: utilize electron beam exposure, and realize the first nanometer grid with the first developing liquid developing that the first photoresist is corresponding;
C: be coated with the second photoresist, and toast under certain constant temperature;
D: utilize electron beam exposure, exposure figure relative to the figure in B to translation, and with the second photoresist corresponding the Two developing liquid developings realize the second nanometer grid, the first nanometer grid and the second nanometer grid lap;
E: use electron beam evaporation equipment deposition to obtain grid metal;
F: obtain metal gate after stripping.
First photoresist 2 and the second photoresist 3 are two kinds of photoresists of different nature, and two kinds of photoresists use difference respectively Developing liquid developing, and only by one of which developing liquid developing, do not affected by another kind of developer solution.Pass through electron beam exposure During move left and right, use the method for multiexposure, multiple exposure multidevelopment to realize the metal gate of below 20nm, method is simple, operation Easy.
Exposure figure is relative to the figure in B to while translation is to right translation, and translation direction can be left, it is possible to so that Right.
First nanometer grid width is 20-100nm, and the nanometer grid width of exposure can be arranged as required to, and is not limited to 20- 100nm。
Exposure figure can obtain according to last needs to right translation 5-80nm, the distance of translation relative to the figure in B The size Selection of nanometer grid, be not limited to 5-80nm.
The width of the second nanometer grid is 5-100nm, and the width of the second nanometer grid is indefinite, can select as required, not office It is limited to 5-100nm.
First photoresist is polymethyl methacrylate (PMMA), and the first developer solution is methyl iso-butyl ketone (MIBK) and indolepopionic acid Proportioning mixed liquor (MIBK:IPA), the first photoresist can select other photoresists as required, is not limited to this kind of.
MIBK:IPA is 1:3.
Second photoresist is polydimethylglutarimide (PMGI), and the second developer solution is the CD-of shipley company of the U.S. 26 developer solutions, as long as the second photoresist selects different from the first photoresist, are not limited to this kind of.
The metal gate of metal gate 5-20nm is obtained after stripping.
Embodiment 2 is an embodiment of three layer photoetching glue:
A: be coated with the first photoresist 2 on cleaned backing material 1 surface, and toast under certain constant temperature;
B: utilize electron beam exposure, and realize the first nanometer grid with the first developing liquid developing of the first photoresist 2 correspondence;
C: be coated with the second photoresist 3, and toast under certain constant temperature;
D: utilize electron beam exposure, exposure figure translates to the right or to the left side relative to the figure in B, and uses the second photoresist The second corresponding developing liquid developing realizes the second nanometer grid;
M: be coated with the 3rd photoresist 2, and toast under certain constant temperature;Utilizing electron beam exposure, exposure figure is relative in B Figure translate to the left side or to the right, and realize the 3rd nanometer grid with the 3rd developing liquid developing that the 3rd photoresist is corresponding;
E: use electron beam evaporation equipment deposition grid metal 4;
F: obtain the metal gate of a length of 5-20nm of grid after stripping.
First photoresist 2 and the second photoresist 3 are two kinds of photoresists of different nature, and the 3rd photoresist can be with the first light Photoresist is identical, as long as the 3rd photoresist and the second photoresist difference, every adjacent two layers photoresist character is different;Every kind of photoetching Glue uses different developing liquid developings respectively, and only by one of which developing liquid developing, is not affected by another kind of developer solution. By moving left and right in electronic beam exposure process, the method for multiexposure, multiple exposure multidevelopment is used to realize the metal of below 20nm Grid, method is simple, easy and simple to handle.
The width of the first nanometer grid is 20-100nm, and the first nanometer grid width of exposure is indefinite, can select as required Exposed width, is not limited to 20-100nm.
Exposure figure is relative to the figure in B to right translation 5-80nm, and translation distance is indefinite to the right, is not limited to 5-80nm, Can select as required.
The width of the second nanometer grid is that the second nanometer grid width of 5-100nm exposure is indefinite, can select as required to expose Optical width, is not limited to 5-100nm.
Exposure figure is indefinite to left 0-10nm translation distance to the left relative to the figure in B, is not limited to 0-10nm, can To select as required.
The width of the 3rd nanometer grid is 5-100nm, and the 3rd nanometer grid width of exposure is indefinite, can select as required to expose Optical width, is not limited to 5-100nm.
First photoresist 2 is polymethyl methacrylate (PMMA), and the first developer solution is methyl iso-butyl ketone (MIBK) and indole third The proportioning mixed liquor (MIBK:IPA) of acid, it is a kind of that the first photoresist is not limited to this, it is also possible to for other photoresists, if the first light Photoresist is different from the second photoresist.
MIBK:IPA is 1:3.
Second photoresist 3 is polydimethylglutarimide (PMGI), the CD-of the second shipley company of the developer solution U.S. 26 developer solutions, the second photoresist is not limited to this kind.
3rd photoresist and the first photoresist are identical, and for polymethyl methacrylate (PMMA), the first developer solution is methyl Isobutyl ketone and the proportioning mixed liquor (MIBK:IPA) of indolepopionic acid, reduce the kind made with photoresist, simple and convenient.
Embodiment 3: as shown in figures 5-9:
PMMA selected by first photoresist 2, and PMGI selected by the second photoresist 3;Corresponding developer solution is: the first developer solution is MIBK: IPA, the second developer solution is CD-26.
A: as it is shown in figure 5, be coated with PMMA on cleaned backing material 2 surface, and under 180 DEG C of constant temperatures, toast 2 Minute;
B: utilize electron beam exposure, and realize 60nm grid with MIBK:IPA (1:3) developing liquid developing;
C: as shown in Figure 6, repastes PMGI on above-mentioned sample, and toasts 2 minutes under 180 DEG C of constant temperatures;
D: utilize electron-beam exposure system to be exposed, exposure figure to right translation 20 nm, and uses CD-relative to the figure in B 26 developing liquid developings realize 60nm grid;
M: as it is shown in fig. 7, repaste PMMA in sample after step D, and toast 2 minutes under 180 DEG C of constant temperatures;Utilize electricity Sub-beam exposure system is exposed, and exposure figure to left 20nm, uses MIBK:IPA relative to the figure in B after end exposure (1:3) developing liquid developing realizes 60nm grid;
E: as shown in Figure 8, uses electron beam evaporation equipment evaporation grid metal;
F: as it is shown in figure 9, obtain the metal gate of a length of 20nm of grid after Bao Liing.
PMMA and PMGI more than selected for reference only, also can use the photoresist of ZEP series, can use many simultaneously Plant the compound mode of photoresist.Additionally, the number of plies of photoresist can also be with two-layer or more than three layers.
Additionally, it is long to reduce grid further by the development size and left and right side-play amount reducing single-layer lithography glue.
After using technique scheme, method is simple, convenient operation, uses two kinds of photoresists of different nature, and two kinds Photoresist uses different developing liquid developings, by moving left and right the gold realizing 20 below nm in multiexposure, multiple exposure and exposure process Belong to grid.
The foregoing is only presently preferred embodiments of the present invention, not in order to limit the present invention, all essences in the present invention Any amendment, equivalent and the improvement etc. made within god and principle, should be included within the scope of the present invention.

Claims (10)

1. the preparation method of nanometer grid, it is characterised in that: the method includes:
A: be coated with the first photoresist (2) on cleaned backing material (1) surface, and toast under certain constant temperature;
B: utilize electron beam exposure, and realize the first nanometer grid with the first developing liquid developing that the first photoresist (2) is corresponding;
C: be coated with the second photoresist (3), and toast under certain constant temperature;
D: utilize electron beam exposure, exposure figure translates to the right or to the left side relative to the figure in B, and uses the second photoresist The second corresponding developing liquid developing realizes the second nanometer grid, the first nanometer grid and the second nanometer grid lap;
E: use electron beam evaporation equipment deposition to obtain grid metal (4);
F: obtain metal gate after stripping.
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that described first nanometer grid width is 20-100nm。
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that described exposure figure is relative in B Figure to right translation 5-80nm.
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that the width of described second nanometer grid For 5-100nm.
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that described first photoresist (2) is poly- Methyl methacrylate (PMMA), the first developer solution be methyl iso-butyl ketone (MIBK) with the proportioning mixed liquor of indolepopionic acid (MIBK: IPA).
The preparation method of a kind of nanometer grid the most according to claim 5, it is characterised in that described MIBK:IPA is 1:3.
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that described second photoresist (3) is poly- Dimethyl-penten imidodicarbonic diamide (PMGI), the second developer solution is the CD-26 developer solution of shipley company of the U.S..
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that obtain metal gate after described stripping The metal gate of 5-20nm.
The preparation method of a kind of nanometer grid the most according to claim 1, it is characterised in that increase between described D and E step M: exposure figure relative to the figure in B to the left side or to the right translate.
The preparation method of a kind of nanometer grid the most according to claim 9, it is characterised in that described exposure figure is relative to B In figure to the left side or to the right translate 0-10nm.
CN201610608428.3A 2016-07-29 2016-07-29 A kind of preparation method of nanometer grid Pending CN106206274A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610608428.3A CN106206274A (en) 2016-07-29 2016-07-29 A kind of preparation method of nanometer grid

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610608428.3A CN106206274A (en) 2016-07-29 2016-07-29 A kind of preparation method of nanometer grid

Publications (1)

Publication Number Publication Date
CN106206274A true CN106206274A (en) 2016-12-07

Family

ID=57495554

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610608428.3A Pending CN106206274A (en) 2016-07-29 2016-07-29 A kind of preparation method of nanometer grid

Country Status (1)

Country Link
CN (1) CN106206274A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6255035B1 (en) * 1999-03-17 2001-07-03 Electron Vision Corporation Method of creating optimal photoresist structures used in the manufacture of metal T-gates for high-speed semiconductor devices
CN1503930A (en) * 2002-01-25 2004-06-09 ������ʱ����ʽ���� Two-layer film and method of forming pattern with same
TW200731332A (en) * 2006-01-26 2007-08-16 Taiwan Semiconductor Mfg Co Ltd New aperture design for improving critical dimension accuracy and electron beam lithography throughput
US20100032588A1 (en) * 2008-08-05 2010-02-11 Nuflare Technology, Inc. Writing apparatus and writing method
CN103367120A (en) * 2013-07-08 2013-10-23 上海集成电路研发中心有限公司 Forming method for high-resolution channel pattern
CN105511233A (en) * 2015-12-28 2016-04-20 中国电子科技集团公司第十三研究所 Method for preparing T-shaped gate by two times of electron beam exposure

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6255035B1 (en) * 1999-03-17 2001-07-03 Electron Vision Corporation Method of creating optimal photoresist structures used in the manufacture of metal T-gates for high-speed semiconductor devices
CN1503930A (en) * 2002-01-25 2004-06-09 ������ʱ����ʽ���� Two-layer film and method of forming pattern with same
TW200731332A (en) * 2006-01-26 2007-08-16 Taiwan Semiconductor Mfg Co Ltd New aperture design for improving critical dimension accuracy and electron beam lithography throughput
US20100032588A1 (en) * 2008-08-05 2010-02-11 Nuflare Technology, Inc. Writing apparatus and writing method
CN103367120A (en) * 2013-07-08 2013-10-23 上海集成电路研发中心有限公司 Forming method for high-resolution channel pattern
CN105511233A (en) * 2015-12-28 2016-04-20 中国电子科技集团公司第十三研究所 Method for preparing T-shaped gate by two times of electron beam exposure

Similar Documents

Publication Publication Date Title
Lewis et al. Plasma-etched pattern transfer of sub-10 nm structures using a metal–organic resist and helium ion beam lithography
Tanksalvala et al. Nondestructive, high-resolution, chemically specific 3D nanostructure characterization using phase-sensitive EUV imaging reflectometry
Najafi et al. On-chip detection of non-classical light by scalable integration of single-photon detectors
Foquet et al. Improved fabrication of zero-mode waveguides for single-molecule detection
Alsaffar et al. Raman sensitive degradation and etching dynamics of exfoliated black phosphorus
Seniutinas et al. Tipping solutions: emerging 3D nano-fabrication/-imaging technologies
Alkemade et al. Imaging and Nanofabrication With the Helium Ion Microscope of the V an L eeuwenhoek Laboratory in D elft
CN101295129A (en) Optical short distance amending method
US9305346B2 (en) Method and apparatus for efficient defect inspection
Park et al. Sub-10 nm feature chromium photomasks for contact lithography patterning of square metal ring arrays
Doise et al. Implementation of surface energy modification in graphoepitaxy directed self-assembly for hole multiplication
CN102969302A (en) Electron beam aligning mark based on hafnium oxide and manufacturing method of mark
Somervell et al. Driving DSA into volume manufacturing
Li et al. Advanced fabrication of Si nanowire FET structures by means of a parallel approach
CN106971952B (en) Semiconductor device failure analyzes sample and preparation method thereof, failure analysis method
De Silva et al. Single-expose patterning development for EUV lithography
Conti et al. Characterization of free-standing InAs quantum membranes by standing wave hard x-ray photoemission spectroscopy
CN101759140B (en) Method for manufacturing silicon nano structure
Wang et al. High-throughput fabrication of compact and flexible bilayer nanowire grid polarizers for deep-ultraviolet to infrared range
O’Faolain et al. Fabrication of photonic crystals using a spin-coated hydrogen silsesquioxane hard mask
CN106206274A (en) A kind of preparation method of nanometer grid
CN105047548B (en) A kind of method that electron beam exposure prepares 10 nano T-type grid
Kato et al. Electron beam lithography with negative tone resist for highly integrated silicon quantum bits
Liu et al. Line edge roughness (LER) reduction strategies for EUV self-aligned double patterning (SADP)
Tseng et al. Resistless EUV lithography: Photon-induced oxide patterning on silicon

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20161207

RJ01 Rejection of invention patent application after publication