CN105892946A - Data storage method and electronic equipment - Google Patents
Data storage method and electronic equipment Download PDFInfo
- Publication number
- CN105892946A CN105892946A CN201610195360.0A CN201610195360A CN105892946A CN 105892946 A CN105892946 A CN 105892946A CN 201610195360 A CN201610195360 A CN 201610195360A CN 105892946 A CN105892946 A CN 105892946A
- Authority
- CN
- China
- Prior art keywords
- memory area
- data store
- data
- store strategy
- attribute information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0689—Disk arrays, e.g. RAID, JBOD
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
- G06F11/2053—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where persistent mass storage functionality or persistent mass storage control functionality is redundant
- G06F11/2094—Redundant storage or storage space
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/0644—Management of space entities, e.g. partitions, extents, pools
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Quality & Reliability (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The invention discloses a data storage method and electronic equipment. The data storage method is used for solving the technical problem that a data storage way of storage equipment is not flexible enough. The method comprises the steps that N storage areas, used for storing data, in the storage equipment are determined, wherein N is a positive integer; the using status information of the N storage areas is obtained, wherein the using status information indicates the historical storage information of the storage areas for data; on the basis of the using status information, the attribute information of the N storage areas is determined, wherein the attribute information is the information indicating the fault probability of the storage areas; according to the attribute information, data storage strategies of the N storage areas are determined, wherein the data storage strategy of each of the N storage areas is matched with the attribute information of the corresponding storage area.
Description
Technical field
The present invention relates to technical field of data storage, particularly relate to a kind of date storage method and electronic equipment.
Background technology
When to storage device storage data, typically can be simultaneously written check bit at present, can lead to when corrupt data
Cross check bit and data are carried out error correction, so can improve the reliability of data storage.Such as, set with storage
As a example by being disk, can be that disk arranges redundant arrays of inexpensive disks (Redundant Arrays of Independent
Disks, RAID) pattern, after opening RAID mode, disk will synchronous write when writing data
Enter check bit with reach improve data reliability purpose, but write check bit time can use extra depositing
Storage space storage check bit, then naturally also just relatively reduce for storing the memory space of data, cause depositing
The utilization rate of the memory space of storage equipment reduces.
It is to say, current data storage method underaction, it is impossible to enter according to the characteristic of storage medium
Row sum-equal matrix, when using data storage method of the prior art to carry out data storage, can cause memory space
Utilization rate relatively low.
Summary of the invention
The embodiment of the present invention provides a kind of date storage method and electronic equipment, for solving the number of storage device
According to the technical problem of storage mode underaction, to improve the utilization rate of the memory space of storage device.
First aspect, it is provided that a kind of date storage method, including:
Determine that N is positive integer for storing N number of memory area of data in storage device；
Obtain the use status information of described N number of memory area；Wherein, described use status information is for showing
The memory area historical storage information to data；
Based on described use status information, determine the attribute information of described N number of memory area；Wherein, described
Attribute information is the information of the probability showing that memory area breaks down；
According to described attribute information, determine the data store strategy of described N number of memory area；Wherein, described
The data store strategy of each memory area in N number of memory area is believed with the attribute of corresponding memory area
Manner of breathing mates.
Optionally, based on described use status information, determine the attribute information of described N number of memory area, bag
Include:
Based on described use status information, determine the value of at least one predefined parameter；Wherein, described at least one
Individual predefined parameter is for indicating described N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter described, determine the attribute information of described N number of memory area.
Optionally, according to the attribute information of described N number of memory area, described N number of memory area is determined
Data store strategy, including:
If described attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, then
The data store strategy determining described first memory area is the first data store strategy；Wherein, described first
Memory area is any one memory area in described N number of memory area；Or
If described attribute information shows that the probability that described first memory area breaks down is predetermined general less than described
Rate, it is determined that the data store strategy of described first memory area is the second data store strategy.
Optionally, described first data store strategy is to be then stored into after the data being written into add check bit
Data store strategy in memory area；Described second data store strategy is that the data being written into directly are deposited
Store up the data store strategy in memory area.
Optionally, described method also includes:
After the data store strategy determining described first memory area is described first data store strategy,
For described first memory area, predetermined mark is set；Wherein, described predetermined mark is used for indicating described first to deposit
The data store strategy in storage area territory is described first data store strategy.
Second aspect, it is provided that the first electronic equipment, including:
Storage device, including the N number of memory area for storing data, N is positive integer；
Processor, is connected with described storage device, for obtaining the use state letter of described N number of memory area
Breath；Based on described use status information, determine the attribute information of described N number of memory area；And according to institute
State attribute information, determine the data store strategy of described N number of memory area；Wherein, described use state letter
Breath is for show the memory area historical storage information to data, and described attribute information is for showing that memory area occurs
The information of the probability of fault, the data store strategy of each memory area in described N number of memory area is with right
The attribute information of the memory area answered matches.
Optionally, described processor is used for:
Based on described use status information, determine the value of at least one predefined parameter；Wherein, described at least one
Individual predefined parameter is for indicating described N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter described, determine the attribute information of described N number of memory area.
Optionally, described processor is used for:
If described attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, then
The data store strategy determining described first memory area is the first data store strategy；Wherein, described first
Memory area is any one memory area in described N number of memory area；Or
If described attribute information shows that the probability that described first memory area breaks down is predetermined general less than described
Rate, it is determined that the data store strategy of described first memory area is the second data store strategy.
Optionally, described first data store strategy is to be then stored into after the data being written into add check bit
Data store strategy in memory area；Described second data store strategy is that the data being written into directly are deposited
Store up the data store strategy in memory area.
Optionally, described processor is additionally operable to:
After the data store strategy determining described first memory area is described first data store strategy,
For described first memory area, predetermined mark is set；Wherein, described predetermined mark is used for indicating described first to deposit
The data store strategy in storage area territory is described first data store strategy.
The third aspect, it is provided that the second electronic equipment, including:
First determines module, for determining that N is for storing N number of memory area of data in storage device
Positive integer；
Acquisition module, for obtaining the use status information of described N number of memory area；Wherein, described use
Status information is the historical storage information showing memory area to data；
Second determines module, for based on described use status information, determines the genus of described N number of memory area
Property information；Wherein, described attribute information is the information of the probability showing that memory area breaks down；
3rd determines module, for according to described attribute information, determines that the data of described N number of memory area are deposited
Storage strategy；Wherein, the data store strategy of each memory area in described N number of memory area is with corresponding
The attribute information of memory area matches.
In the embodiment of the present invention, after the N number of memory area in determining storage device, can obtain each
The use status information of memory area, and then can determine according to the use status information of each memory area
The attribute information of each memory area, general to determine that each memory area breaks down according to attribute information
Rate, can be the number that each memory area determines correspondence according to the attribute information of each memory area further
According to storage strategy.
It is to say, in embodiments of the present invention, each depositing can be determined according to corresponding use status information
The probability broken down in storage area territory, and then the probability scenarios broken down further according to each memory area is that it sets
Put the data store strategy of correspondence, and the probability that memory area breaks down may be used to indicate that this memory area
Health status, so can consider exist by the health status of each memory area when carrying out data storage
In, and the data store strategy of coupling is set for each memory area accordingly, each memory block can be thought
Territory is separately provided the data store strategy of the health status being matched with this memory area so that the side of data storage
Formula is the most flexible.
Accompanying drawing explanation
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to enforcement
In example or description of the prior art, the required accompanying drawing used is briefly described, it should be apparent that, describe below
In accompanying drawing be only the embodiment of the present invention, for those of ordinary skill in the art, do not paying creation
Property work on the premise of, it is also possible to obtain other accompanying drawing according to the accompanying drawing provided.
Fig. 1 is the flow chart of date storage method in the embodiment of the present invention；
Fig. 2 is the structural representation of electronic equipment in the embodiment of the present invention；
Fig. 3 is the structured flowchart of electronic equipment in the embodiment of the present invention.
Detailed description of the invention
For making the object, technical solutions and advantages of the present invention clearer, real below in conjunction with the present invention
Execute the accompanying drawing in example, the technical scheme in the embodiment of the present invention be clearly and completely described, it is clear that
Described embodiment is only a part of embodiment of the present invention rather than whole embodiments.Based on this
Embodiment in bright, the institute that those of ordinary skill in the art are obtained under not making creative work premise
There are other embodiments, broadly fall into the scope of protection of the invention.Reality in the case of not conflicting, in the present invention
Executing the feature in example and embodiment can mutual combination in any.And, although show logic in flow charts
Sequentially, but in some cases, can be to be different from the step shown or described by order execution herein.
It addition, the terms "and/or", a kind of incidence relation describing affiliated partner, expression can
There are three kinds of relations, such as, A and/or B, can represent: individualism A, there is A and B simultaneously,
Individualism B these three situation.It addition, character "/" herein, in the case of not illustrating,
Typically represent the forward-backward correlation relation to liking a kind of "or".
In order to be better understood from technique scheme, below in conjunction with Figure of description and concrete embodiment party
Technique scheme is described in detail by formula.
Referring to Fig. 1, the embodiment of the present invention provides a kind of date storage method, and the method can apply to electricity
Subset, and storage device can be arranged in electronic equipment, is used for storing electronic equipment in use
Needing the data carrying out storing, electronic equipment such as can include mobile phone, panel computer (PAD), notes
This computer or PC (PC) etc..The flow process of the method is described as follows.
Step 101: determine in storage device for storing N number of memory area of data.Wherein, N is just
Integer, for example, 1,5,12 etc..
Storage device such as can include that disk, solid state hard disc (Solid State Drives, SSD), machinery are hard
Dish or random access memory (Random Access Memory, RAM) etc., storage device may be used for
Storage data, and according to certain partitioned mode, storage device can be divided into multiple memory area.
In specific implementation process, can use different dividing mode that storage device is divided into multiple storage
Region, such as, can be divided into multiple memory area, or example according to minimum erasable unit by storage device
As storage device being divided into multiple memory area according to I memory element, etc..
As a example by SSD by storage device, SSD substantially form include the page (page), block (block),
Plane (plane) and core (die), page is most basic composition, is typically of size of 4KB, each
Block generally comprises 64 page (capacity 256KB) or 128 page (capacity 512KB), multiple
Block forms plane, multiple plane and forms Die.Wherein, page is the least unit of writable data,
Block is erasable least unit, in specific implementation process, such as, can be that unit will according to block
SSD is divided into multiple memory area, then a bolck is a memory area.
Step 102: obtain the use status information of N number of memory area；Wherein, using status information is table
The bright memory area historical storage information to data.
Storage device is usually a point memory area and stores data, then, in same storage device
For different memory areas, the data volume of its storage data, the number of times etc. of storage data use status information
It is typically also different.Such as, for the memory area 1 in storage device, from its storage for the first time
Data start calculating may carry out 5000 secondary data storages, and for the memory area 2 in storage device
For, start calculating from its first time storage data and may just carry out 60 secondary data storages, correspondence,
Memory area 1 may add up to store the data of 600G, and memory area 2 adds up just to store the number of 1G
According to, then information such as carrying out the data of 5000 secondary data storages and accumulative storage 600G can be regarded as
The use status information of memory area 1, and can will carry out 60 secondary data storages and accumulative storage 1G
The information such as data regard the use status information of memory area 2 as.
Step 103: based on using status information, determine the attribute information of N number of memory area.
Wherein, attribute information is the information of the probability showing that memory area breaks down, it will be understood that,
Attribute information may be used to indicate that the health status of memory area, it is assumed that the probability that memory area 1 breaks down
It is 80%, i.e. shows that the health status of memory area 1 is poor, then memory area 1 is sent out when storing data
The probability of raw mistake is the biggest.
For hardware device, the number of times of use the most or use time the longest, then its assembly or
The probability of hardware failure is the biggest, and shows its healthy shape when the probability broken down is the biggest
Condition may be the worst, such as shown in table 1, and the probability that table 1 breaks down for memory area and healthy shape
Corresponding relation between the grade of condition.
Table 1
| The probability broken down | The grade of health status |
| [0～20%) | Well |
| [20%, 40%) | Preferably |
| [40%, 85%) | Poor |
| [85%, 100%) | The worst |
In specific implementation process, the health status that such as can be used in characterizing memory area by some
Parameter determine the attribute information of memory area.
Optionally, based on using status information, determine the attribute information of N number of memory area, including:
Based on using status information, determine the value of at least one predefined parameter；Wherein, at least one predetermined ginseng
In number, each predefined parameter is for indicating N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter, determine the attribute information of N number of memory area.
Continue as a example by storage device is SSD and a memory area is a block, predefined parameter example
Within can including block the bad block rate of plane belonging to error bit (error bit) parameter of page, block,
The erasable number of times of data of block and the wear leveling (wear leveling) of block, etc..
After obtaining the value of at least one predefined parameter, memory area can be calculated by predetermined algorithm and send out
The probability of raw fault, and then may determine that the attribute information of memory area, specifically, can be for each
Block carries out the calculating of the probability of fault, so can obtain the probability that each memory area breaks down.
Certainly, in specific implementation process, it is assumed that when determining that the memory area 1 to included by storage device enters
During the storage of row data, then can only calculate probability that memory area 1 breaks down and temporarily without considering other
The situation of memory area, because now basic without using other memory area, so can practice every conceivable frugality and obtain
Obtain the time of the attribute information of memory area, to promote the speed of data storage.
Step 104: according to attribute information, determine the data store strategy of N number of memory area；Wherein, N
The data store strategy of each memory area in individual memory area and the attribute information of corresponding memory area
Match.
It is to say, after determining the attribute information of each memory area, can be according to each memory block
The attribute information in territory, determines the data store strategy of correspondence for it, to realize many included by storage device
Individual memory area controls in subregional so that each memory area can have and its health status phase
The data store strategy joined, so can promote each memory area differentiation when carrying out data storage, make
The mode obtaining data storage is more flexible and changeable.
Such as, the probability broken down when memory area is bigger, then show that it is sent out when carrying out data storage
The probability of raw mistake is the highest, now in order to ensure the reliability that data store as far as possible, can be that it is arranged
The data store strategy of such as RAID mode, i.e. makes this memory area can lead to when carrying out data storage
Cross the mode of write check bit to promote the ability of correcting data error, to provide the reliability of data as far as possible.
Such as, when the probability that memory area breaks down is less, then show that it is when carrying out data storage
The probability that mistake occurs is also the most relatively low, even if now using the mode adding check bit to carry out the reliable of data
Property protection, but owing to the probability of this memory area generation mistake is relatively low, then the check bit of addition may
Never play a role, cause space hold and the wasting of resources, now ensure that data reliability
Under premise, in order to promote the utilization rate of memory space as far as possible, the data storage being added without check bit can be used
Strategy carries out data storage.
The most such as, during when the probability that memory area breaks down neither be not the most greatly the least, the most for example,
When 50%, illustrate that this memory area is likely to occur fault, discontinuous now can be used to add check bit
Data store strategy, say, that for the data write, can be just for the write verification of part data
Position, and some data can write check bit, the data that random manner such as can be used to be write
Partly write check bit, or such as can to the storage mode of predetermined data acquisition write check bit,
The such as data for data volume relatively big (being greater than 10M) then add check bit, and data volume is less than
10M is no need for addition check bit, etc..After using this kind of data store strategy, the data of write
Partial write check bit, remainder then can be without writing check bit, to promote motility as far as possible.
Optionally, according to the attribute information of described N number of memory area, the data of N number of memory area are determined
Storage strategy, may include that
If attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, it is determined that
The data store strategy of the first memory area is the first data store strategy；Wherein, the first memory area is institute
Any one memory area in N number of memory area；Or
If attribute information shows that the probability that described first memory area breaks down is less than predetermined probability, it is determined that
The data store strategy of the first memory area is the second data store strategy.
It is to say, the data storage plan of correspondence can be arranged according to the probability that memory area breaks down
Slightly, when carrying out data storage, the health status of memory area is taken into account, think different memory areas
Data store strategy the most flexibly is provided.Wherein, the first data store strategy and the second storage strategy are permissible
For different data store strategies.
For example, it is possible to when the probability that the first memory area breaks down is more than or equal to predetermined probability, such as send out
When the probability of raw fault is more than or equal to 40%, it is that the first memory area arranges the first data store strategy, and the
One data store strategy can be to be then stored in memory area after the data being written into add check bit
Data store strategy, because when the probability that the first memory area breaks down is bigger, then show that it is being deposited
The probability that mistake occurs during storage is the biggest, now in order to ensure the reliability that data store as far as possible, the most permissible
When storing data for writing check bit in the lump.In specific implementation process, such as, can use cyclic redundancy
The mode of verification (Cyclic Redundancy Check, CRC) is that the data of write add check bit, or
Person can be to use other error checking and correction mode, and the embodiment of the present invention does not limits.
Or for example, it is possible to when the probability that the first memory area breaks down is less than predetermined probability, such as, send out
When the probability of raw fault is less than 40%, it is that the first memory area arranges the second data store strategy, and second counts
Can be the data store strategy that the data being written into are directly stored in memory area according to storage strategy, because of
For when the probability that memory area breaks down is less, showing being in a good state of health of memory area, then its
The probability made mistakes when storing data is relatively low, so now accounting for owing to adding check bit to practice every conceivable frugality
Memory space, can be its arrange without the data store strategy adding check bit, then memory area
When carrying out data storage, the most just can add check bit again, improve the utilization rate of memory space.
Further, determining that the probability that the first memory area breaks down more than or equal to predetermined probability and is it
Be arranged on write data time need add check bit the first data store strategy after, for the ease of follow-up
Carry out repeating, during data storage, the calculating of probability carrying out breaking down, the embodiment of the present invention can be the
One memory area arranges predetermined mark, and the data store strategy that predetermined mark is asked for indicating storage is first
Data store strategy, is the equal of to be that the first memory area with the addition of an identity marks, then the most instantly
Once when the first data storage areas write data, by identifying that predetermined mark i.e. may determine that the first storage
The health status in region, then then can directly use the first data store strategy to carry out data storage, it is to avoid
Double counting, ensures the reliability of data storage simultaneously as far as possible.
In the embodiment of the present invention, after the N number of memory area in determining storage device, can obtain each
The use status information of memory area, and then can determine according to the use status information of each memory area
The attribute information of each memory area, general to determine that each memory area breaks down according to attribute information
Rate, can be the number that each memory area determines correspondence according to the attribute information of each memory area further
According to storage strategy.
It is to say, in embodiments of the present invention, each depositing can be determined according to corresponding use status information
The probability broken down in storage area territory, and then the probability scenarios broken down further according to each memory area is its point
The data store strategy that pairing is answered, and the probability that memory area breaks down may be used to indicate that this memory area
Health status, so the health status of each memory area can be taken into account and is each memory area
The data store strategy of coupling is set, can think that each memory area is separately set in and be matched with this memory block
The data store strategy of the health status in territory so that the mode of data storage is the most flexible.
Referring to Fig. 2, based on same inventive concept, the embodiment of the present invention provides the first electronic equipment, should
Electronic equipment includes:
Storage device 201, including the N number of memory area for storing data, N is positive integer；
Processor 202, is connected with storage device 201, for obtaining the use state letter of N number of memory area
Breath；Based on using status information, determine the attribute information of N number of memory area；And according to attribute information,
Determine the data store strategy of N number of memory area；Wherein, use status information for showing memory area logarithm
According to historical storage information, attribute information is the information of the probability showing that memory area breaks down, N number of
The data store strategy of each memory area in memory area and the attribute information phase of corresponding memory area
Coupling.
Storage device 201 such as can include disk, solid state hard disc (Solid State Drives, SSD), machine
Tool hard disk or random access memory (Random Access Memory, RAM) etc., storage device is permissible
For storing data, and according to certain partitioned mode, storage device can be divided into multiple memory block
Territory.
Processor 202 can be specifically general central processing unit (CPU), or can be application-specific
Integrated circuit (Application Specific Integrated Circuit, ASIC), or can be one or
Multiple for controlling the integrated circuit that program performs.
Can be attached by connecting line between processor 202 and storage device 201, this connecting line has
The effect of signal transmission, i.e. can keep between processor 202 and storage device 201 being electrically connected with, use
Data storage is carried out with different data store strategies in the different storage zone controlled in storage device 201.
Electronic equipment can also include display device, and display device includes light emitting diode (Light in can being
Emitting Diode, LED) display screen, Organic Light Emitting Diode (Organic Light Emitting Diode,
OLED) display screen, active matrix organic light-emitting diode (Active Matrix
Organic Light Emitting Diode, AMOLED) display screen, plane conversion (In-Plane Switching,
IPS) display screen, etc..
Further, electronic equipment can also include memorizer, and the quantity of memorizer can be one or more.
Memorizer can include read only memory (Read Only Memory, ROM), random access memory
(Random Access Memory, RAM) or disk memory.
Optionally, processor 202 is used for:
Based on using status information, determine the value of at least one predefined parameter；Wherein, at least one predetermined ginseng
Number is for for indicating N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter, determine the attribute information of N number of memory area.
Optionally, processor 202 is used for:
If attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, it is determined that
The data store strategy of the first memory area is the first data store strategy；Wherein, the first memory area is N
Any one memory area in individual memory area；Or
If attribute information shows that the probability that the first memory area breaks down is less than predetermined probability, it is determined that first
The data store strategy of memory area is the second data store strategy.
Optionally, the first data store strategy is to be then stored into storage after the data being written into add check bit
Data store strategy in region；Second data store strategy is that the data being written into are directly stored in storage
Data store strategy in region.
Optionally, processor 202 is additionally operable to:
After the data store strategy determining the first memory area is the first data store strategy, for described
One memory area arranges predetermined mark；Wherein, predetermined mark is for the data storage of instruction the first memory area
Strategy is the first data store strategy.
Owing to the electronic equipment in the embodiment of the present invention and the date storage method in Fig. 1 solve the principle of problem
Similar, therefore in the embodiment of the present invention, the enforcement of electronic equipment may refer to the reality of date storage method in Fig. 1
Execute, do not repeat them here.
Referring to Fig. 3, based on same inventive concept, the embodiment of the present invention also provides for the second electronic equipment,
This electronic equipment includes first determining module 301, acquisition module 302, second determining module 303 and the 3rd
Determine module 304.
First determines module 301, for determining for storing N number of memory area of data in storage device,
N is positive integer；
Acquisition module 302, for obtaining the use status information of N number of memory area；Wherein, state is used
Information is the historical storage information showing memory area to data；
Second determines module 303, for based on using status information, determines the attribute letter of N number of memory area
Breath；Wherein, attribute information is the information of the probability showing that memory area breaks down；
3rd determines module 304, for according to attribute information, determining the data storage plan of N number of memory area
Slightly；Wherein, the data store strategy of each memory area in N number of memory area and corresponding memory block
The attribute information in territory matches.
Optionally, second determine module 303 for:
Based on using status information, determine the value of at least one predefined parameter；Wherein, at least one predetermined ginseng
Number is for for indicating N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter, determine the attribute information of N number of memory area.
Optionally, the 3rd determine module 304 for:
If attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, it is determined that
The data store strategy of the first memory area is the first data store strategy；Wherein, the first memory area is institute
State any one memory area in N number of memory area；Or
If attribute information shows that the probability that described first memory area breaks down is less than predetermined probability, it is determined that
The data store strategy of the first memory area is the second data store strategy.
Optionally, the first data store strategy is to be then stored into storage after the data being written into add check bit
Data store strategy in region；Second data store strategy is that the data being written into are directly stored in storage
Data store strategy in region.
Optionally, electronic equipment also includes arranging module, is used for:
Determine that module 304 is for determining that the data store strategy of the first memory area is that the first data are deposited the 3rd
After storage strategy, it is that the first memory area arranges predetermined mark；Wherein, predetermined mark is deposited for instruction first
The data store strategy in storage area territory is the first data store strategy.
Owing to the electronic equipment in the embodiment of the present invention and the date storage method in Fig. 1 solve the principle of problem
Similar, therefore in the embodiment of the present invention, the enforcement of electronic equipment may refer to the reality of date storage method in Fig. 1
Execute, do not repeat them here.
Those skilled in the art is it can be understood that arrive, for convenience and simplicity of description, only with above-mentioned
The division of each functional module is illustrated, and in actual application, can above-mentioned functions be divided as desired
Join and completed by different functional units, the internal structure of device will be divided into different functional units, with complete
Become all or part of function described above.The specific works mistake of the system of foregoing description, device and unit
Journey, is referred to the corresponding process in preceding method embodiment, does not repeats them here.
In several embodiments provided by the present invention, it should be understood that disclosed system, device and side
Method, can realize by another way.Such as, device embodiment described above is only schematically
, such as, described module or the division of unit, be only a kind of logic function and divide, actual can when realizing
There to be other dividing mode, the most multiple unit or assembly can in conjunction with or be desirably integrated into another and be
Unite, or some features can be ignored, or do not perform.Another point, shown or discussed coupling each other
Conjunction or direct-coupling or communication connection can be the INDIRECT COUPLING by some interfaces, device or unit or communication
Connect, can be electrical, machinery or other form.
The described unit illustrated as separating component can be or may not be physically separate, as
The parts that unit shows can be or may not be physical location, i.e. may be located at a place, or
Can also be distributed on multiple NE.Can select therein some or all of according to the actual needs
Unit realizes the purpose of the present embodiment scheme.
It addition, each functional unit in each embodiment of the present invention can be integrated in a processing unit,
Can also be that unit is individually physically present, it is also possible to two or more unit are integrated in a unit
In.Above-mentioned integrated unit both can realize to use the form of hardware, it would however also be possible to employ SFU software functional unit
Form realizes.
If described integrated unit realizes and as independent production marketing using the form of SFU software functional unit
Or when using, can be stored in a computer read/write memory medium.Based on such understanding, this
Part that prior art is contributed by bright technical scheme the most in other words or this technical scheme complete
Portion or part can embody with the form of software product, and this computer software product is stored in a storage
In medium, including some instructions with so that computer equipment (can be personal computer, server,
Or the network equipment etc.) or processor (processor) perform the complete of method described in each embodiment of the present invention
Portion or part steps.And aforesaid storage medium includes: USB flash disk, portable hard drive, read only memory (Read-Only
Memory, ROM), RAM, the various media that can store program code such as magnetic disc or CD.
Specifically, the computer program instructions that a kind of date storage method in the embodiment of the present invention is corresponding can
To be stored in CD, hard disk, on the storage medium such as USB flash disk, when in storage medium with a kind of data storage
When computer program instructions corresponding to method is read by an electronic equipment or be performed, comprise the steps:
Determine that N is positive integer for storing N number of memory area of data in storage device；
Obtain the use status information of N number of memory area；Wherein, use status information for showing memory area
Historical storage information to data；
Based on using status information, determine the attribute information of N number of memory area；Wherein, attribute information is table
The information of the probability that bright memory area breaks down；
According to attribute information, determine the data store strategy of N number of memory area；Wherein, N number of memory block
The data store strategy of each memory area in territory matches with the attribute information of corresponding memory area.
Optionally, store in storage medium and step: base use status information, determine N number of memory area
Attribute information, corresponding computer instruction among the process being performed, including:
Based on using status information, determine the value of at least one predefined parameter；Wherein, at least one predetermined ginseng
Number is for for indicating N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter, determine the attribute information of N number of memory area.
Optionally, in storage medium storage and step: according to the attribute information of N number of memory area, determine
The data store strategy of N number of memory area, corresponding computer instruction among the process being performed, including:
If attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, it is determined that
The data store strategy of the first memory area is the first data store strategy；Wherein, the first memory area is institute
State any one memory area in N number of memory area；Or
If attribute information shows that the probability that the first memory area breaks down is less than predetermined probability, it is determined that first
The data store strategy of memory area is the second data store strategy.
Optionally, the first data store strategy is to be then stored into storage after the data being written into add check bit
Data store strategy in region；Second data store strategy is that the data being written into are directly stored in storage
Data store strategy in region.
Optionally, in storage medium storage and step: the data store strategy determining the first memory area is
First data store strategy, corresponding computer instruction, by afterwards, also includes:
It is that the first memory area arranges predetermined mark；Wherein, predetermined mark is for instruction the first memory area
Data store strategy is the first data store strategy.
The above, above example only in order to technical scheme is described in detail, but with
The explanation of upper embodiment is only intended to help to understand method and the core concept thereof of the present invention, and it is right to should not be construed as
The restriction of the present invention.Those skilled in the art, in the technical scope that the invention discloses, can think easily
The change arrived or replacement, all should contain within protection scope of the present invention.
Claims (11)
1. a date storage method, including:
Determine that N is positive integer for storing N number of memory area of data in storage device；
Obtain the use status information of described N number of memory area；Wherein, described use status information is for showing
The memory area historical storage information to data；
Based on described use status information, determine the attribute information of described N number of memory area；Wherein, described
Attribute information is the information of the probability showing that memory area breaks down；
According to described attribute information, determine the data store strategy of described N number of memory area；Wherein, described
The data store strategy of each memory area in N number of memory area is believed with the attribute of corresponding memory area
Manner of breathing mates.
2. the method for claim 1, it is characterised in that based on described use status information, really
The attribute information of fixed described N number of memory area, including:
Based on described use status information, determine the value of at least one predefined parameter；Wherein, described at least one
Individual predefined parameter is the parameter for indicating described N number of memory area to break down；
According to the value of at least one predefined parameter described, determine the attribute information of described N number of memory area.
3. method as claimed in claim 1 or 2, it is characterised in that according to described N number of memory area
Attribute information, determine the data store strategy of described N number of memory area, including:
If described attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, then
The data store strategy determining described first memory area is the first data store strategy；Wherein, described first
Memory area is any one memory area in described N number of memory area；Or
If described attribute information shows that the probability that described first memory area breaks down is predetermined general less than described
Rate, it is determined that the data store strategy of described first memory area is the second data store strategy.
4. method as claimed in claim 3, it is characterised in that described first data store strategy is will
The data store strategy that data to be written are then stored in memory area after adding check bit；Described second number
It is the data store strategy that the data being written into are directly stored in memory area according to storage strategy.
5. method as claimed in claim 4, it is characterised in that described method also includes:
After the data store strategy determining described first memory area is described first data store strategy,
For described first memory area, predetermined mark is set；Wherein, described predetermined mark is used for indicating described first to deposit
The data store strategy in storage area territory is described first data store strategy.
6. an electronic equipment, including:
Storage device, including the N number of memory area for storing data, N is positive integer；
Processor, is connected with described storage device, for obtaining the use state letter of described N number of memory area
Breath；Based on described use status information, determine the attribute information of described N number of memory area；And according to institute
State attribute information, determine the data store strategy of described N number of memory area；Wherein, described use state letter
Breath is for show the memory area historical storage information to data, and described attribute information is for showing that memory area occurs
The information of the probability of fault, the data store strategy of each memory area in described N number of memory area is with right
The attribute information of the memory area answered matches.
7. electronic equipment as claimed in claim 6, it is characterised in that described processor is used for:
Based on described use status information, determine the value of at least one predefined parameter；Wherein, described at least one
Individual predefined parameter is for indicating described N number of memory area it may happen that the parameter of fault；
According to the value of at least one predefined parameter described, determine the attribute information of described N number of memory area.
Electronic equipment the most as claimed in claims 6 or 7, it is characterised in that described processor is used for:
If described attribute information shows that the probability that the first memory area breaks down is more than or equal to predetermined probability, then
The data store strategy determining described first memory area is the first data store strategy；Wherein, described first
Memory area is any one memory area in described N number of memory area；Or
If described attribute information shows that the probability that described first memory area breaks down is predetermined general less than described
Rate, it is determined that the data store strategy of described first memory area is the second data store strategy.
9. electronic equipment as claimed in claim 8, it is characterised in that described first data store strategy
The data store strategy that data for being written into are then stored in memory area after adding check bit；Described
Two data store strategies are the data store strategy that the data being written into are directly stored in memory area.
10. electronic equipment as claimed in claim 8, it is characterised in that described processor is additionally operable to:
After the data store strategy determining described first memory area is described first data store strategy,
For described first memory area, predetermined mark is set；Wherein, described predetermined mark is used for indicating described first to deposit
The data store strategy in storage area territory is described first data store strategy.
11. 1 kinds of electronic equipments, including:
First determines module, for determining that N is for storing N number of memory area of data in storage device
Positive integer；
Acquisition module, for obtaining the use status information of described N number of memory area；Wherein, described use
Status information is the historical storage information showing memory area to data；
Second determines module, for based on described use status information, determines the genus of described N number of memory area
Property information；Wherein, described attribute information is the information of the probability showing that memory area breaks down；
3rd determines module, for according to described attribute information, determines that the data of described N number of memory area are deposited
Storage strategy；Wherein, the data store strategy of each memory area in described N number of memory area is with corresponding
The attribute information of memory area matches.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610195360.0A CN105892946A (en) | 2016-03-30 | 2016-03-30 | Data storage method and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610195360.0A CN105892946A (en) | 2016-03-30 | 2016-03-30 | Data storage method and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105892946A true CN105892946A (en) | 2016-08-24 |
Family
ID=57014134
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610195360.0A Pending CN105892946A (en) | 2016-03-30 | 2016-03-30 | Data storage method and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105892946A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106155587A (en) * | 2016-06-29 | 2016-11-23 | 联想(北京)有限公司 | Information processing method and storage device |
| CN108874635A (en) * | 2018-06-13 | 2018-11-23 | 郑州云海信息技术有限公司 | A kind of double indicator light parameter module control methods of more hard disks based on CPLD/FPGA |
| CN114327263A (en) * | 2021-12-15 | 2022-04-12 | 中国航空工业集团公司成都飞机设计研究所 | Multi-level management method for NVM of flight control computer |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100049907A1 (en) * | 2007-12-28 | 2010-02-25 | Kazuya Kitsunai | Memory System and Control Method Thereof |
| CN102385902A (en) * | 2010-09-01 | 2012-03-21 | 建兴电子科技股份有限公司 | Solid state storage device and data control method thereof |
| CN103699344A (en) * | 2013-11-05 | 2014-04-02 | 威盛电子股份有限公司 | Nonvolatile memory device and method of operating the same |
| CN103713857A (en) * | 2013-12-24 | 2014-04-09 | 华为技术有限公司 | Data storage method and storage device |
-
2016
- 2016-03-30 CN CN201610195360.0A patent/CN105892946A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100049907A1 (en) * | 2007-12-28 | 2010-02-25 | Kazuya Kitsunai | Memory System and Control Method Thereof |
| CN102385902A (en) * | 2010-09-01 | 2012-03-21 | 建兴电子科技股份有限公司 | Solid state storage device and data control method thereof |
| CN103699344A (en) * | 2013-11-05 | 2014-04-02 | 威盛电子股份有限公司 | Nonvolatile memory device and method of operating the same |
| CN103713857A (en) * | 2013-12-24 | 2014-04-09 | 华为技术有限公司 | Data storage method and storage device |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106155587A (en) * | 2016-06-29 | 2016-11-23 | 联想(北京)有限公司 | Information processing method and storage device |
| CN106155587B (en) * | 2016-06-29 | 2019-11-12 | 深圳忆联信息***有限公司 | Information processing method and storage equipment |
| CN108874635A (en) * | 2018-06-13 | 2018-11-23 | 郑州云海信息技术有限公司 | A kind of double indicator light parameter module control methods of more hard disks based on CPLD/FPGA |
| CN114327263A (en) * | 2021-12-15 | 2022-04-12 | 中国航空工业集团公司成都飞机设计研究所 | Multi-level management method for NVM of flight control computer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108287669B (en) | Date storage method, device and storage medium | |
| CN112134739B (en) | Link state tracking method and device, electronic equipment and computer storage medium | |
| CN103473146A (en) | Memory control method, memory controller and electronic device | |
| CN106415502B (en) | The method and apparatus of data storage | |
| CN105892946A (en) | Data storage method and electronic equipment | |
| CN101504625A (en) | Method for implementing independent disk redundancy array, solid state disk and electronic equipment | |
| CN103577275B (en) | A kind of method, apparatus and system of data check | |
| US10860476B2 (en) | Method, apparatus and computer program product for managing storage system | |
| CN103534688A (en) | Data recovery method, storage equipment and storage system | |
| CN103176913B (en) | Hard disk method for mapping dynamically and the server applying it | |
| US10747455B2 (en) | Peer storage system with peer operation state indicator | |
| CN109697109A (en) | A kind of method, system, device and the storage medium of Division identification conflict virtual machine | |
| CN103198020A (en) | Method for prolonging service life of flash memory | |
| CN103713857A (en) | Data storage method and storage device | |
| CN202217034U (en) | Single plate fault detector | |
| CN103106148B (en) | Block management method, storage controller and storage storing device | |
| CN104572994A (en) | Method and device for searching data | |
| CN102419734A (en) | Method and device for storing data | |
| CN104346234B (en) | A kind of method of internal storage access, equipment and system | |
| CN106547472A (en) | Storage array management method and device | |
| CN103620558A (en) | A method for achieving correspondence of physical resource and virtual resource and a basic input output system | |
| CN108733307A (en) | Memory management method, equipment and computer-readable medium | |
| CN106708445A (en) | Link selection method and device | |
| US9940260B1 (en) | System and method for controlling optimized access to memory device having three-dimensional stacked structure | |
| CN110018800A (en) | Group is put in order in distributed memory system selects main method, apparatus, equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20170208 Address after: The 100176 branch of the Beijing economic and Technological Development Zone fourteen Street No. 99 building 33 building D No. 2226 Applicant after: Beijing legend core technology Co., Ltd. Address before: 100085 Beijing on the road to entrepreneurship, No. 6 Haidian District Applicant before: Lenovo (Beijing) Co., Ltd. |
|
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20190801 Address after: 518067 Dongjiaotou Workshop D24/F-02, Houhai Avenue, Shekou Street, Nanshan District, Shenzhen City, Guangdong Province Applicant after: Shenzhen Yi Lian Information System Co., Ltd. Address before: The 100176 branch of the Beijing economic and Technological Development Zone fourteen Street No. 99 building 33 building D No. 2226 Applicant before: Beijing legend core technology Co., Ltd. |
|
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160824 |