CN105047051B - A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students - Google Patents
A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students Download PDFInfo
- Publication number
- CN105047051B CN105047051B CN201510209235.6A CN201510209235A CN105047051B CN 105047051 B CN105047051 B CN 105047051B CN 201510209235 A CN201510209235 A CN 201510209235A CN 105047051 B CN105047051 B CN 105047051B
- Authority
- CN
- China
- Prior art keywords
- module
- dsp
- main control
- modules
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
- Circuit For Audible Band Transducer (AREA)
Abstract
The invention provides a kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students, experimental box uses modularized design, except including power unit, also include USB2.0 OTG modules (1) outside main control part, Ethernet card module (5), serial interface module (4), audio A/D/D/A module (2), voice AD/DA modules (3), wherein, described power unit can provide 3.3V, 2.5V, 5V, 12V dc source output, the main control part includes main control chip, reset circuit and DSP downloaders, described reset circuit and DSP downloaders is connected with the main control chip, the main control module (6) is connected in the form of extrapolation with experimental box main circuit board；A kind of DSP Digital Signal Processing Experiment case of the present invention, provides a kind of DSP application platforms for student, understands it and grasp the basic development technique of dsp chip, and the experimental box has abundant peripheral module, can give full play to the creativeness of student.
Description
Technical field
The present invention relates to technical field of teaching instruments, and it is real to be directed primarily to a kind of DSP Digital Signal Processing for being used to impart knowledge to students
Tryoff.
Background technology
With the fast development of electronics technology, dsp chip is digital signal processor, fast with its speed, and precision is high, stable
Property it is high, interface and the integrated advantage such as convenient and be widely applied to the every field of life.There is presently no use dsp chip knot
The Teaching Experiment Box that a large amount of conventional modules are tested is closed, in addition widely using in every field, urgent need with DSP
By improving experimental teaching equipment and teaching method, progressively to deepen understanding of the student to DSP, student's DSP application powers are improved.
To solve problem above, a kind of DSP Digital Signal Processing Experiment case of the present invention is devised.
The content of the invention
It is an object of the invention to provide a kind of DSP application experiments case, and student can be allowed to understand and grasp dsp chip
Basic development technique, the peripheral module enriched by experimental box, improve the innovation ability of student；
To solve problem above, a kind of DSP Digital Signal Processing Experiment case of the present invention, including power unit, main control part
And expansion, main control part and expansion are powered by power unit, wherein, the power unit can provide 3.3V,
2.5V, 5V, 12V dc source output；
The main control part includes main control module and DSP downloader modules, main control module main control chip containing DSP and reset electricity
Road, the reset circuit and DSP downloaders connect with the DSP main control chips respectively；The main control part includes DSP master control cores
Piece, reset circuit and DSP downloaders, the reset circuit and DSP downloaders connect with the main control chip respectively；
The expansion includes USB2.0OTG modules, audio A/D/D/A module, voice AD/DA modules, serial interface mouth mold
Block, Ethernet card module, HPI-PC modules, double CPLD modules, signal generating module (2), loudspeaker module, Signal averaging mould
Block, GPIO modules, LED module, LCD module, 4*4 Keysheet modules；
The USB2.0OTG modules, audio A/D/D/A module, voice AD/DA modules, serial interface module, GPIO modules,
LED module, LCD module, Keysheet module is extended by CPLD module's address, I/O expansion is connected with main control module respectively；
The signal generating module (2), loudspeaker module, Signal averaging module are the modules that can work independently, as
Supplementary module, it is not connected with DSP main control chips, the signal generating module is connected with Signal averaging module, phonetic entry AD moulds
Block, audio output D/A module are also connected with Signal averaging module respectively, and audio output D/A module has multiple output channels, wherein one
Individual output channel connects loudspeaker module, and signal generating module produces at least one signal output, and Signal averaging module is by signal
The input signal of signal and phonetic entry A/D module caused by module occurs is overlapped, and is output to audio output D/A module, complete
Into the function of supplementary module.
Described HPI-PC modules are connected by HPI simultaneously mouth lines with PC；
The USB2.0OTG is connected by USB lines with PC；
The Ethernet card module is connected by netting twine with PC；
The serial interface module is connected by serial port connecting line with PC；
Audio A/D/the D/A module, voice AD/DA modules are connected by tone frequency channel wire with loudspeaker module；
The power unit is connected with the main control part and expansion respectively；
The DSP downloaders connect PC by USB port；
After being designed more than, the present invention is compared with prior art：The present invention can not only allow student's understanding dsp chip to be known
Know, and the basic development technique of dsp chip can also be grasped, experiment is broadly divided into algorithm experimental and interface and control experiment two
Point, algorithm experimental covers a variety of conventional digital signal processing algorithms (convolution, correlation, FFT, DCT, FIR, IIR, LMS), interface
And control experiment is related to a variety of conventional modules, wherein representative is Ethernet card and ICP/IP protocol experiment and MP3
Audio decoder is tested.
Below by drawings and examples, technical scheme is described in further detail.
Brief description of the drawings
Above-mentioned is only the general introduction of technical solution of the present invention, in order to better understand the present invention, below in conjunction with accompanying drawing with
The present invention is described in further detail for embodiment.
Fig. 1 is a kind of new structure chart of DSP Digital Signal Processing Experiment case of this experiment.
Fig. 2, Fig. 3 are the USB2.0OTG module principle figures of the present invention.
Fig. 4 is that experimental system interface of the present invention defines schematic diagram.
Fig. 5, Fig. 6 are the CPLD module principle figures of the present invention.
Fig. 7 is the LED module schematic diagram of the present invention.
Fig. 8 is the LCD module schematic diagram of the present invention.
Fig. 9, Figure 10 are the Ethernet card module principle figures of the present invention.
Figure 11, Figure 12, Figure 13 are the voice AD/DA module principle figures of the present invention.
Figure 14 is audio A/D/D/A module schematic diagram of the present invention.
Embodiment
A kind of DSP Digital Signal Processing Experiment case of the present invention, including power unit, main control part, expansion, also have
USB connecting lines, serial port connecting line, netting twine, simultaneously mouth line, tone frequency channel wire.
Power unit provides 3.3V, 2.5V, 5V, 12V dc source output, is sent to the modules of experimental box respectively,
For convenience of exclusive use, independent Power Entry Module is designed with two master control borads, 5V dc source can be accessed.
The resource of main control part mainly have dsp chip TMS320C5416,64K × 16 sram chip CY7C1021,
8MFlash chips TE39LV800 and reset circuit, DSP downloaders.TMS320C54x be for realize low-power consumption, high-performance and
The fixed-point DSP chip specially designed, its circuit is simple and possesses abundant internal resource, easily operation.The present invention uses DSP
Downloader, general DSP debugging is all that hardware is online, i.e., runs download program into DSP internal memories, and DSP, which will be run, to be believed
Breath passes PC back, and PC sends control, debug command also by this serial ports.
Expansion module include USB2.0OTG modules, audio A/D/D/A module, voice AD/DA modules, serial interface module, with
Too interface module, HPI-PC modules, double CPLD modules, signal generating module (2), loudspeaker module, Signal averaging module,
GPIO modules, LED module, LCD module, 4*4 Keysheet modules, during experiment, because the modules of the present invention are only
Vertical, pass through corresponding line, it is possible to achieve different functions.
CPLD modules use the XC9572 programmable chips of Xilinx companies, and the module is mainly responsible for the bus of experimental system
Work is controlled, CPLD is made up of completely programmable and/or gate array and macroelement, and/or array Reprogrammable, can be with
Realize a variety of logic functions.
USB2.0OTG modules mainly include a USB main control chip (IPS1362), USB universal ports (H-A), two
It is individual to realize OTG (point-to-point communication) port of OTG (point-to-point communication) agreement, when making Host (main frame) respectively
The OTG-B and OTG-A for being Device, the working method of USB system is configured by corresponding wire jumper seat.
The main chip of audio A/D/D/A module is AIC23, and AIC23 is that high performance audio A/D, D/A of the production of TI companies are put
Big circuit, peripheral interface operating voltage are 3.3V, and core operational voltage is 1.5V, under 48kHz sample rates, A/D conversion noises
Than reachable 100dB.The module is provided with four jacks, and one group is Line-In (line enters) and Line-Out (line goes out), and another group is
Mic-In (microphone enters) and Phone-Out (voice goes out).
Voice AD/DA modules are designed using AD50 chips, and AD50 is one 16 of TI companies production, audiorange (adopts
Sample frequency is 2K~22.05KHZ), include the analog interface chip of frequency overlapped-resistable filter and reconfigurable filter, it have one can be with
The connected synchronous serial communication interface of many dsp chips.Also including a timer in AD50C pieces, (adjustment sample rate and frame are same
Step delay) and controller (adjustment programming gain amplifier, phase-locked loop pll, master slave mode).AD50 has two kinds of communication modes, a kind of
It is 15+1 mode software the second serial communications of application, one kind is to switch communication modes with FC.Due to voice data processing fiber crops
Tired, the present invention, which uses, draws high FC in a manner of reaching switching communication.
UART interface module is to be designed according to asynchronous serial communication protocol using asynchronism transceiver chip SC16C550, should
The main function of chip is that parallel data is converted to serial data, and then data are sent out by asynchronous serial communication mode,
The serial data of receiving is converted to parallel data simultaneously.Regulation -5V~-15V is logical one in RS-232-C standards ,+5V~
+ 15V is logical zero, therefore the conversion of Transistor-Transistor Logic level and RS-232 level is completed using MAX3232.It can lead to during experiment
Cross the situation that COM Debug Assistant monitoring computer serial ports receives and sends data.
Ethernet card module mainly includes Ethernet (Ethernet) control chip RTL8019AS, is set in module
There is the network cable jack of a RJ-45 (crossroad 45).RTL8019AS has 3 kinds of interface modes with main frame, and the first is wire jumper mould
Formula, the I/O of network interface card and interruption are determined by wire jumper.Second is plug and play mode, has software to be automatically configured.The third side
Formula is wire jumper free mode, and the I/O of network interface card and interruption are determined by the content in external 93c46.Network interface card using which kind of mode with
What RTL8019AS 65 pin JP were determined, this module makes it be operated in wire jumper pattern using 65 pin are drawn high.
Signal generating module is mainly that the audio signal of three kinds of different waves of two-way is produced by signal generating circuit, including
Square wave, triangular wave and sine wave.Wire jumper caused by wanting in signal type available modules is selected, and amplitude and frequency can lead to
Cross knob to be adjusted, the module also contains add circuit, can be added two-way audio signal.
GPIO modules share 5 light emitting diodes, correspond to DSPMcBSP five pins, and the module uses a latch
Chip, and its chip select pin CS is drawn as sensing point." 0 " " 1 " signal is inputted by 5416 module McBSP mouths, latch
Control signal is selected by 5416 module pieces and exported via after the decoding of CPLD modules.
Refer to USB2.0OTG modules shown in Fig. 11, audio A/D/D/A module 2, voice AD/DA modules 3, serial interface mouth mold
Block 4, Ethernet card module 5, main control module 6, signal generating module (1) 7, signal generating module (2) 8,4*4 Keysheet modules 9,
LCD module 10, LED module 11, power management module 12, GPIO modules 13, experimental box power switch 14, three-core power outlet
15th, well 16, HPI-PC modules 17.220V civil powers by power switch 14 after three-core power outlet 15 by controlling experimental box
General supply.USB2.0OTG modules 1, audio A/D/D/A module 2, voice AD/DA modules 3, serial interface module 4, Ethernet card
Module 5, main control module 6, signal generating module (1) 7, signal generating module (2) 8,4*4 Keysheet modules 9, LCD module 10, GPIO
Module 13, the module of HPI-PC modules 17 are independent module, as needed, connect corresponding connecting line.Well 16 can be put
Put the instruments such as power line, downloading wire, Serial Port Line, screwdriver, electric iron.
It is USB (HOST) interface to refer to CON301 shown in Fig. 2, Fig. 3, and CON303 is USB (OTG-HOST) interface,
CON305 is USB (OTG-DEVICE) interface.HOST interfaces are coupled with ISP1362 36,41,46,47 pins, OTG-HOST
Interface is coupled with ISP1362 35,42,49,50 pins, and OTG-DEVICE interfaces are coupled with 55,49, the 50 of ISP1362
Pin.ISP1362 D0~D15, A0, A1, CS, RW, RD is connected with DSP main control chips, and controlling bus is connected with CPLD.
Refer to shown in Fig. 4, be each experimental system interface definition in figure, if necessary to extend more multi-functional, Ke Yitong
Cross Du Pont's line and connect these I/O ports to required module data port.
Referring to Fig. 5, shown in Fig. 6, Fig. 7, CPLD modules are mainly responsible for the bus marco work of experimental system.Latch
HTC573 input termination CON32 25,26,27,28,29,30,31,32 pins, 8 inputs of output termination charactron.
Refer to shown in Fig. 8, LCD chip select terminal is connected on the 13 of 164245 chips, 14 pins respectively.Enable Pin L_E connects 19
Pin, DI and RW meet 16,17 pins, input termination CPLD respectively.
Refer to shown in Fig. 9, Figure 10, the module is Ethernet card module, the IP of PC is first configured during experiment
Location, it is configured to 192.168.1.X (except 0,2,255).Chip RTL8019AS 58,59,45,46 pins connect network change respectively
8,6,1,3 pins of depressor, CONe01 is mesh.
Refer to shown in Figure 11, Figure 12, Figure 13, AD50 is connected with dsp chip in a manner of SPI, and AD50 is operated in master
Machine pattern (M/S=1), there is provided SCLK (data shift clock) and FS (frame-synchronizing impulse).Dsp chip works in SPI modes
Slave mode, BCLKX1 and BFSX1 are input pin, are all to utilize extraneous clock and displacement arteries and veins when connecing data and hair data
Punching.
Referring to shown in Figure 14, the realization of the module is broadly divided into two parts, and a part is AIC23 Bypass functions,
Control chip internal register, it is that input audio signal passes through AIC23 i.e. from circuit input port (LINEIN) input audio signal
Interior Bypass passages directly export by power amplification, realize that simulation output is arrived in simulation, another part is AIC23 D/A conversion
Experiment, i.e., the voice data word sent by DSP, be sent to D/A in AIC23 through musical audio digital interface and be transformed into analog signal, through work(
Rate amplifier is exported by headphone outlet (HPOUT).
The present invention combines largely conventional module from shallow to depth, and detailed describes DSP development processes, and this not only allows student
Understand DSP relevant knowledges, and the skill that DSP is developed substantially can also be grasped, experiment is broadly divided into algorithms most in use and interface and control
System experiment two parts, their manipulative ability can be not only improved during experiment and plays their innovation ability, the palm
Basic DSP development technique is held, and them can be made to be integrated with extraneous growing electronic world.
The above described is only a preferred embodiment of the present invention, any formal limitation not is made to the present invention, this
Art personnel make a little simple modification, equivalent variations or modification using the content of the disclosure above, all fall within the present invention's
In protection domain.
Claims (5)
1. a kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students, including power unit, main control part and expansion, main
Control part and expansion are powered by power unit, and described main control part includes DSP main control chips, reset circuit and DSP
Downloader, the reset circuit, DSP downloaders are connected with the DSP main control chips；The expansion includes USB2.0OTG
It is module, audio output D/A module, phonetic entry A/D module, serial interface module, Ethernet card module, HPI-PC modules, double
CPLD modules, signal generating module, loudspeaker module, Signal averaging module, GPIO modules, LED module, LCD module, 4*4 keys
Disk module；
The USB2.0OTG modules, audio output D/A module, phonetic entry A/D module, serial interface module, GPIO modules, LED
Module, LCD module, 4*4 Keysheet modules are connected by double CPLD modules with DSP main control chips, it is characterised in that：Mould occurs for signal
Block, as supplementary module, is not connected, the signal generating module and Signal averaging mould with Signal averaging module with DSP main control chips
Block is connected, and phonetic entry A/D module, audio output D/A module are also connected with Signal averaging module respectively, and audio output D/A module has
Multiple output channels, one of output channel connect loudspeaker module, and signal generating module produces at least one signal output,
The input signal of signal caused by signal generating module and phonetic entry A/D module is overlapped by Signal averaging module, is output to
Audio output D/A module, complete the function of supplementary module；
Described Ethernet card module is RTL8019AS modules, and the module is connected with main control chip by double CPLD modules, passed through
Netting twine is connected with PC；The USB2.0OTG modules include a USB main control chips IPS1362；The audio output D/A module
Using AIC23 chips, AIC23 is high performance audio A/D, D/A amplifying circuit of TI companies production, and peripheral interface operating voltage is
3.3V, core operational voltage are 1.5V, and under 48kHz sample rates, A/D converts signal to noise ratio up to 100dB；The phonetic entry AD
Module uses AD50 chips, and AD50 is one 16 of the production of TI companies, audiorange i.e. sample frequency is 2K~22.05KHZ,
Include the analog interface chip of frequency overlapped-resistable filter and reconfigurable filter, it have one can with many dsp chips be connected it is synchronous
Serial communication interface, a timer and a controller are also included in AD50C pieces, and timer adjusts sample rate and frame synchronization
Delay, controller i.e. adjustment programming gain amplifier, phase-locked loop pll and master slave mode, while AD50C are switched logical using FC is drawn high
The mode of letter.
2. DSP Digital Signal Processing Experiment case according to claim 1, it is characterised in that：Double CPLD modules use
Two pieces of XC9572 chips, XC9572 described in two panels are connected by the way of cascade.
3. DSP Digital Signal Processing Experiment case according to claim 1, it is characterised in that：The DSP downloaders pass through
USB interface connects PC.
4. DSP Digital Signal Processing Experiment case according to claim 1, it is characterised in that：Power unit include 3.3V,
2.5V, 5V, 12V DC output power.
5. DSP Digital Signal Processing Experiment case according to claim 1, it is characterised in that：The signal generating module has 2
It is individual.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510209235.6A CN105047051B (en) | 2015-04-28 | 2015-04-28 | A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510209235.6A CN105047051B (en) | 2015-04-28 | 2015-04-28 | A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105047051A CN105047051A (en) | 2015-11-11 |
| CN105047051B true CN105047051B (en) | 2017-11-24 |
Family
ID=54453551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510209235.6A Active CN105047051B (en) | 2015-04-28 | 2015-04-28 | A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105047051B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108198494A (en) * | 2018-01-30 | 2018-06-22 | 上海乐田教育科技有限公司 | A kind of voice module for teaching programming plate |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201156341Y (en) * | 2007-11-30 | 2008-11-26 | 北京化工大学 | Multifunctional experiment development and teaching apparatus based on DSP chip |
| CN201278227Y (en) * | 2008-10-27 | 2009-07-22 | 南京工业大学 | DSP experiment development board for digital signal processing |
| CN201853383U (en) * | 2009-11-25 | 2011-06-01 | 北京合众达电子技术有限责任公司 | Comprehensive education experiment box with double DSP (digital signal processing) systems |
| CN201655114U (en) * | 2010-04-26 | 2010-11-24 | 王宾 | Hardware structure of DSP experimental platform |
| CN202221633U (en) * | 2011-09-09 | 2012-05-16 | 九江学院 | DSP (digital signal processor) experiment teaching device |
| CN203759949U (en) * | 2014-03-18 | 2014-08-06 | 安徽工程大学 | DSP2812-based experimental development board |
| CN204576925U (en) * | 2015-04-28 | 2015-08-19 | 北京百科融创教学仪器设备有限公司 | A kind of DSP Digital Signal Processing Experiment case for imparting knowledge to students |
-
2015
- 2015-04-28 CN CN201510209235.6A patent/CN105047051B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN105047051A (en) | 2015-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104698950B (en) | Peripheral device control method, microcontroller, upper computer and system | |
| CN204576925U (en) | A kind of DSP Digital Signal Processing Experiment case for imparting knowledge to students | |
| CN100550002C (en) | Configuration of dynamic reconfigurable instruction processor and communication control unit | |
| CN206224997U (en) | A kind of speech recognition Soc chip architectures | |
| CN105047051B (en) | A kind of DSP Digital Signal Processing Experiment casees for being used to impart knowledge to students | |
| CN202058010U (en) | Portable monitoring control means | |
| CN101859107B (en) | Configurable mixed signal control system and method | |
| CN201955956U (en) | Mutual converter for sentence and voice for deaf mute to be communicated with outside | |
| CN205334465U (en) | PCIE signal extend system based on PCIESwitch | |
| CN102074150A (en) | Sentence and speech conversion device for the deaf to communicate with outside world | |
| CN205195957U (en) | Large -scale audio frequency passway of FPGA is by matrix | |
| CN206332830U (en) | Audio power amplifier device | |
| CN201278227Y (en) | DSP experiment development board for digital signal processing | |
| CN106855846A (en) | A kind of PCIE signal extension system and method based on PCIE Switch | |
| CN107680570A (en) | A kind of apparatus and method for of midi data conversions into vibration sense waveform | |
| CN108052066A (en) | A kind of cascaded high-voltage frequency converter master control system of multiple processor structure | |
| CN108490820A (en) | A kind of programmable power supply controller | |
| CN208924278U (en) | Conference host | |
| CN208905017U (en) | A kind of communication master-salve station mainboard based on Cortex-M3 processor | |
| CN109065042A (en) | A kind of electronic equipment and a kind of method of information processing | |
| CN106527597A (en) | Display terminal based on LPC4357 processor | |
| CN207518629U (en) | One kind is portable to investigate evidence taking equipment on the spot | |
| CN202145647U (en) | Protocol converter | |
| CN205656610U (en) | High performance assembly line ADC frequency domain parameter evaluation system based on soPC | |
| CN205754816U (en) | Cloud audio sound card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 100195 Sijiqing Road, Haidian District, Beijing, No. 8, room 2, room 8 Patentee after: Encyclopedia (Beijing) science and Technology Development Co., Ltd. Address before: 100195 Sijiqing Road, Haidian District, Beijing, No. 8, room 2, room 8 Patentee before: Beijing encyclopaedia Rong Chuan teaching instrument and equipment company limited |