CN104779199B - 低温多晶硅tft基板结构及其制作方法 - Google Patents

低温多晶硅tft基板结构及其制作方法 Download PDF

Info

Publication number
CN104779199B
CN104779199B CN201510139978.0A CN201510139978A CN104779199B CN 104779199 B CN104779199 B CN 104779199B CN 201510139978 A CN201510139978 A CN 201510139978A CN 104779199 B CN104779199 B CN 104779199B
Authority
CN
China
Prior art keywords
buffer layer
layer
polysilicon section
tft zone
polysilicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201510139978.0A
Other languages
English (en)
Other versions
CN104779199A (zh
Inventor
张晓星
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201510139978.0A priority Critical patent/CN104779199B/zh
Priority to PCT/CN2015/077159 priority patent/WO2016155055A1/zh
Priority to US14/758,964 priority patent/US9881946B2/en
Publication of CN104779199A publication Critical patent/CN104779199A/zh
Priority to US15/823,514 priority patent/US10312273B2/en
Application granted granted Critical
Publication of CN104779199B publication Critical patent/CN104779199B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1281—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor by using structural features to control crystal growth, e.g. placement of grain filters
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Optics & Photonics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Electromagnetism (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

本发明提供一种低温多晶硅TFT基板结构及其制作方法，通过将驱动TFT区域与显示TFT区域的缓冲层设置成不同的厚度，使驱动TFT区域的缓冲层的厚度较大，显示TFT区域的缓冲层的厚度较小，在多晶硅结晶过程中形成了不同的温度梯度，实现了对结晶颗粒大小的控制，使得驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高了电子迁移率，使得显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。

Description

低温多晶硅TFT基板结构及其制作方法
技术领域
本发明涉及显示技术领域，尤其涉及一种低温多晶硅TFT基板结构及其制作方法。
背景技术
低温多晶硅(Low Temperature Poly-silicon，LTPS)技术是新一代TFT基板的制造技术，与传统非晶硅(a-Si)技术的最大差异在于，低温多晶硅显示器反应速度较快，且有高亮度、高解析度与低耗电量等优点。多晶硅(Poly-Si)具有优异的电学性能，对于主动式矩阵有机发光二极管(Active-Matrix Organic Light Emitting Diode，AMOLED)具有较好的驱动能力。因此，基于低温多晶硅技术的AMOLED显示背板目前被广泛使用。
现有低温多晶硅TFT基板结构的制作方法主要包括如下步骤：
步骤1、如图1所示，提供基板100，所述基板100包括驱动TFT区域与显示TFT区域，在所述基板100上沉积缓冲层110；
步骤2、如图2所示，在所述缓冲层110上沉积非晶硅层，并经过准分子激光退火前处理后，对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶、转变为多晶硅层130；
步骤3、如图3所示，对所述多晶硅层130进行图案化处理，得到间隔排列的位于所述驱动TFT区域的第一多晶硅段140、及位于所述显示TFT区域的第二多晶硅段150；
步骤4、在所述第一多晶硅段140、第二多晶硅段150及缓冲层110上沉积栅极绝缘层160；
步骤5、在所述栅极绝缘层160上沉积并图案化第一金属层，分别对应第一多晶硅段140与第二多晶硅段150的上方形成第一栅极170与第二栅极180；
步骤6、在所述栅极绝缘层160、第一栅极170、及第二栅极180上沉积层间绝缘层190，并在所述层间绝缘层190、及栅极绝缘层160上分别对应所述第一多晶硅段140、及第二多晶硅段150上方形成第一过孔200与第二过孔200’；
步骤7、如图4所示，在所述层间绝缘层190上沉积并图案化第二金属层，分别形成位于所述驱动TFT区域的第一源/漏极210、及位于所述显示TFT区域的第二源/漏极220，所述第一源/漏极210经由第一过孔200与所述第一多晶硅段140相接触，所述第二源/漏极220经由第二过孔200’与第二多晶硅段150相接触。
其中，准分子激光退火处理(Excimer Laser Annealing，ELA)技术是利用激光的瞬间脉冲照射到非晶硅表面，使其溶化并重新结晶。因为AMOLED驱动需要驱动TFT和显示TFT，驱动TFT需要较高的电子迁移率，所以需要比较大的晶格，显示TFT需要有足够的电子迁移率和电流均一性，从而可以使OLED器件均匀发光。
然而目前的ELA结晶技术对于晶格的均一性和晶格结晶方向不能做到有效控制，所以结晶状况在整个基板的分布上很不均匀，造成显示效果的长程不均一。
发明内容
本发明的目的在于提供一种低温多晶硅TFT基板结构的制作方法，可对多晶硅的结晶过程进行控制，使驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高电子迁移率，使显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证晶界的均一性，提高电流均一性，从而满足不同TFT的电性要求，提高OLED发光的均一性。
本发明的另一目的在于提供一种低温多晶硅TFT基板结构，驱动TFT区域的多晶硅层的晶格尺寸较大，具有较高的电子迁移率，显示TFT区域的多晶硅层的晶界均一性好，具有较高的电流均一性。
为实现上述目的，本发明提供一种低温多晶硅TFT基板结构的制作方法，包括如下步骤：
步骤1、提供基板，所述基板包括驱动TFT区域与显示TFT区域，在所述基板上沉积缓冲层，并对所述缓冲层进行图案化处理，使所述驱动TFT区域的缓冲层的厚度大于所述显示TFT区域的缓冲层的厚度；
步骤2、在所述缓冲层上沉积非晶硅层，并经过准分子激光退火前处理后，对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶，转变为多晶硅层，对所述多晶硅层进行图案化处理，得到位于所述驱动TFT区域的第一多晶硅段、及位于所述显示TFT区域的第二多晶硅段；
步骤3、在所述第一多晶硅段、第二多晶硅段及缓冲层上沉积栅极绝缘层；
步骤4、在所述栅极绝缘层上沉积并图案化第一金属层，分别对应第一多晶硅段与第二多晶硅段的上方形成第一栅极与第二栅极；
步骤5、在所述栅极绝缘层、第一栅极、及第二栅极上沉积层间绝缘层，并在所述层间绝缘层、及栅极绝缘层上分别对应所述第一多晶硅段、及第二多晶硅段上方形成第一过孔与第二过孔；
步骤6、在所述层间绝缘层上沉积并图案化第二金属层，分别形成位于所述驱动TFT区域的第一源/漏极、及位于所述显示TFT区域的第二源/漏极，所述第一源/漏极经由第一过孔与所述第一多晶硅段相接触，所述第二源/漏极经由第二过孔与第二多晶硅段相接触。
所述第一多晶硅段中的晶格尺寸大于第二多晶硅段中的晶格尺寸；所述第二多晶硅段中的碎晶多于第一多晶硅段中的碎晶。
所述基板为玻璃基板，所述缓冲层的材料为氧化硅、氮化硅、或二者的组合。
所述层间绝缘层的材料为氧化硅、氮化硅、或二者的组合。
所述驱动TFT区域的缓冲层与所述显示TFT区域的缓冲层的厚度差大于500A。
本发明还提供一种低温多晶硅TFT基板结构，其包括驱动TFT区域与显示TFT区域，所述驱动TFT区域包括基板、设于所述基板上的缓冲层、设于所述缓冲层上的第一多晶硅段、设于所述缓冲层及第一多晶硅段上的栅极绝缘层、对应所述第一多晶硅段上方设于所述栅极绝缘层上的第一栅极、设于所述栅极绝缘层及第一栅极上的层间绝缘层、及设于所述层间绝缘层上的第一源/漏极；
所述显示TFT区域包括基板、设于所述基板上的缓冲层、设于所述缓冲层上的第二多晶硅段、设于所述缓冲层及第二多晶硅段上的栅极绝缘层、对应所述第二多晶硅段上方设于所述栅极绝缘层上的第二栅极、设于所述栅极绝缘层及第二栅极上的层间绝缘层、及设于所述层间绝缘层上的第二源/漏极；
其中，所述驱动TFT区域的缓冲层的厚度大于所述显示TFT区域的缓冲层的厚度。
所述第一多晶硅段中的晶格尺寸大于第二多晶硅段中的晶格尺寸；所述第二多晶硅段中的碎晶多于第一多晶硅段中的碎晶。
所述基板为玻璃基板，所述缓冲层的材料为氧化硅、氮化硅、或二者的组合，所述层间绝缘层的材料为氧化硅、氮化硅、或二者的组合。
所述驱动TFT区域的层间绝缘层及栅极绝缘层上对应所述第一多晶硅段上方形成有第一过孔，所述第一源/漏极经由所述第一过孔与所述第一多晶硅段相接触；
所述显示TFT区域的层间绝缘层及栅极绝缘层上对应所述第二多晶硅段上方形成有第二过孔，所述第二源/漏极经由所述第二过孔与所述第二多晶硅段相接触。
所述驱动TFT区域的缓冲层与所述显示TFT区域的缓冲层的厚度差大于500A。
本发明的有益效果：本发明提供的一种低温多晶硅TFT基板结构及其制作方法，通过将驱动TFT区域与显示TFT区域的缓冲层设置成不同的厚度，使驱动TFT区域的缓冲层的厚度较大，显示TFT区域的缓冲层的厚度较小，在多晶硅结晶过程中形成了不同的温度梯度，实现了对结晶颗粒大小的控制，使得驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高了电子迁移率，使得显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
为了能更进一步了解本发明的特征以及技术内容，请参阅以下有关本发明的详细说明与附图，然而附图仅提供参考与说明用，并非用来对本发明加以限制。
附图说明
下面结合附图，通过对本发明的具体实施方式详细描述，将使本发明的技术方案及其他有益效果显而易见。
附图中，
图1为现有低温多晶硅TFT基板结构的制作方法的步骤1的示意图；
图2为现有低温多晶硅TFT基板结构的制作方法的步骤2的示意图；
图3为现有低温多晶硅TFT基板结构的制作方法的步骤3的示意图；
图4为现有低温多晶硅TFT基板结构的制作方法的步骤7的示意图；
图5为本发明低温多晶硅TFT基板结构的制作方法的流程图；
图6-7为本发明低温多晶硅TFT基板结构的制作方法的步骤1的示意图；
图8-9为本发明低温多晶硅TFT基板结构的制作方法的步骤2的示意图；
图10为本发明低温多晶硅TFT基板结构的制作方法的步骤3的示意图；
图11为本发明低温多晶硅TFT基板结构的制作方法的步骤4的示意图；
图12为本发明低温多晶硅TFT基板结构的制作方法的步骤5的示意图；
图13为本发明低温多晶硅TFT基板结构的制作方法的步骤6的示意图暨本发明低温多晶硅TFT基板结构的剖面示意图。
具体实施方式
为更进一步阐述本发明所采取的技术手段及其效果，以下结合本发明的优选实施例及其附图进行详细描述。
请参阅图5，本发明首先提供一种低温多晶硅TFT基板结构的制作方法，包括如下步骤：
步骤1、如图6-7所示，提供基板1，所述基板1包括驱动TFT区域与显示TFT区域，在所述基板1上沉积缓冲层11，并对所述缓冲层11进行图案化处理，使所述驱动TFT区域的缓冲层11的厚度大于所述显示TFT区域的缓冲层11的厚度；
具体地，所述基板1为玻璃基板，所述缓冲层11的材料为氧化硅(SiOx)、氮化硅(SiNx)、或二者的组合。
通过将驱动TFT区域与显示TFT区域的缓冲层11设置成不同的厚度，可以在多晶硅结晶过程中形成不同的温度梯度，从而实现对结晶颗粒大小的控制。
优选的，所述驱动TFT区域的缓冲层11与所述显示TFT区域的缓冲层11的厚度差大于500A。
步骤2、如图8-9所示，在所述缓冲层11上沉积非晶硅层，并经过准分子激光退火前处理后，对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶，转变为多晶硅层12，对所述多晶硅层12进行图案化处理，得到位于所述驱动TFT区域的第一多晶硅段14、及位于所述显示TFT区域的第二多晶硅段15。
在准分子激光退火处理过程中，位于驱动TFT区域的较厚的缓冲层11可以形成较好保温层，多晶硅温度较高，融化完全，位于显示TFT区域的较薄的缓冲层11保温效果次之，多晶硅温度较底，融化不完全，从而形成不同的温度梯度，实现了对结晶颗粒大小的控制，使得驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高了电子迁移率，使得显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
因此在本实施例中，所述第一多晶硅段14中的晶格尺寸大于第二多晶硅段15中的晶格尺寸；所述第二多晶硅段15中的碎晶多于第一多晶硅段14中的碎晶。
步骤3、如图10所示，在所述第一多晶硅段14、第二多晶硅段15及缓冲层11上沉积栅极绝缘层16。
步骤4、如图11所示，在所述栅极绝缘层16上沉积并图案化第一金属层，分别对应第一多晶硅段14与第二多晶硅段15的上方形成第一栅极17与第二栅极18。
步骤5、如图12所示，在所述栅极绝缘层16、第一栅极17、及第二栅极18上沉积层间绝缘层19，并在所述层间绝缘层19、及栅极绝缘层16上分别对应所述第一多晶硅段14、及第二多晶硅段15上方形成第一过孔20与第二过孔20’。
具体地，所述层间绝缘层19的材料为氧化硅、氮化硅、或二者的组合。
步骤6、如图13所示，在所述层间绝缘层19上沉积并图案化第二金属层，分别形成位于所述驱动TFT区域的第一源/漏极21、及位于所述显示TFT区域的第二源/漏极22，所述第一源/漏极21经由第一过孔20与所述第一多晶硅段14相接触，所述第二源/漏极22经由第二过孔20’与第二多晶硅段15相接触。
上述低温多晶硅TFT基板结构的制作方法，通过将驱动TFT区域与显示TFT区域的缓冲层设置成不同的厚度，使驱动TFT区域的缓冲层的厚度较大，显示TFT区域的缓冲层的厚度较小，从而在多晶硅结晶过程中形成了不同的温度梯度，实现了对结晶颗粒大小的控制，使得驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高了电子迁移率，使得显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
请参阅图13，本发明还提供一种低温多晶硅TFT基板结构，其包括驱动TFT区域与显示TFT区域，所述驱动TFT区域包括基板1、设于所述基板1上的缓冲层11、设于所述缓冲层11上的第一多晶硅段14、设于所述缓冲层11及第一多晶硅段14上的栅极绝缘层16、对应所述第一多晶硅段14上方设于所述栅极绝缘层16上的第一栅极17、设于所述栅极绝缘层16及第一栅极17上的层间绝缘层19、及设于所述层间绝缘层19上的第一源/漏极21；
所述显示TFT区域包括基板1、设于所述基板1上的缓冲层11、设于所述缓冲层11上的第二多晶硅段15、设于所述缓冲层11及第二多晶硅段15上的栅极绝缘层16、对应所述第二多晶硅段15上方设于所述栅极绝缘层16上的第二栅极18、设于所述栅极绝缘层16及第二栅极18上的层间绝缘层19、及设于所述层间绝缘层19上的第二源/漏极22；
其中，所述驱动TFT区域的缓冲层11的厚度大于所述显示TFT区域的缓冲层11的厚度。
所述第一多晶硅段14中的晶格尺寸大于第二多晶硅段15中的晶格尺寸；所述第二多晶硅段15中的碎晶多于第一多晶硅段14中的碎晶。
具体的，所述驱动TFT区域的层间绝缘层19及栅极绝缘层16上对应所述第一多晶硅段14上方形成有第一过孔20，所述第一源/漏极21经由所述第一过孔20与所述第一多晶硅段14相接触。
所述显示TFT区域的层间绝缘层19及栅极绝缘层16上对应所述第二多晶硅段15上方形成有第二过孔20’，所述第二源/漏极22经由所述第二过孔20’与所述第二多晶硅段15相接触。
具体地，所述基板1为玻璃基板。
具体地，所述缓冲层11的材料为氧化硅、氮化硅、或二者的组合，所述层间绝缘层19的材料为氧化硅、氮化硅、或二者的组合。
优选的，所述驱动TFT区域的缓冲层11与所述显示TFT区域的缓冲层11的厚度差大于500A。
上述低温多晶硅TFT基板结构，驱动TFT区域与显示TFT区域的缓冲层具有不同的厚度，驱动TFT区域的缓冲层的厚度较大，显示TFT区域的缓冲层的厚度较小，在多晶硅结晶过程中可形成不同的温度梯度，驱动TFT区域的多晶硅层在晶化过程中形成的晶格尺寸较大，具有较高的电子迁移率，显示TFT区域的多晶硅层在晶化过程中晶界均一性较好，具有较高的电流均一性，满足了不同TFT的电性要求，提高了OLED发光的均一性。
综上所述，本发明的低温多晶硅TFT基板结构及其制作方法，通过将驱动TFT区域与显示TFT区域的缓冲层设置成不同的厚度，使驱动TFT区域的缓冲层的厚度较大，显示TFT区域的缓冲层的厚度较小，在多晶硅结晶过程中形成了不同的温度梯度，实现了对结晶颗粒大小的控制，使得驱动TFT区域的多晶硅层在晶化过程中形成较大的晶格尺寸，提高了电子迁移率，使得显示TFT区域的多晶硅层在晶化过程中实现碎晶，保证了晶界均一性，提高了电流的均一性，从而满足了不同TFT的电性要求，提高了OLED发光的均一性。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明后附的权利要求的保护范围。

Claims (6)

1.一种低温多晶硅TFT基板结构的制作方法，其特征在于，包括如下步骤：
步骤1、提供基板(1)，所述基板(1)包括驱动TFT区域与显示TFT区域，在所述基板(1)上沉积缓冲层(11)，并对所述缓冲层(11)进行图案化处理，使所述驱动TFT区域的缓冲层(11)的厚度大于所述显示TFT区域的缓冲层(11)的厚度；
步骤2、在所述缓冲层(11)上沉积非晶硅层，并经过准分子激光退火前处理后，对所述非晶硅层进行准分子激光退火处理，使所述非晶硅层结晶，转变为多晶硅层(12)，对所述多晶硅层(12)进行图案化处理，得到位于所述驱动TFT区域的第一多晶硅段(14)、及位于所述显示TFT区域的第二多晶硅段(15)；
步骤3、在所述第一多晶硅段(14)、第二多晶硅段(15)及缓冲层(11)上沉积栅极绝缘层(16)；
步骤4、在所述栅极绝缘层(16)上沉积并图案化第一金属层，分别对应第一多晶硅段(14)与第二多晶硅段(15)的上方形成第一栅极(17)与第二栅极(18)；
步骤5、在所述栅极绝缘层(16)、第一栅极(17)、及第二栅极(18)上沉积层间绝缘层(19)，并在所述层间绝缘层(19)、及栅极绝缘层(16)上分别对应所述第一多晶硅段(14)、及第二多晶硅段(15)上方形成第一过孔(20)与第二过孔(20’)；
步骤6、在所述层间绝缘层(19)上沉积并图案化第二金属层，分别形成位于所述驱动TFT区域的第一源/漏极(21)、及位于所述显示TFT区域的第二源/漏极(22)，所述第一源/漏极(21)经由第一过孔(20)与所述第一多晶硅段(14)相接触，所述第二源/漏极(22)经由第二过孔(20’)与第二多晶硅段(15)相接触；
所述步骤2中，所述第一多晶硅段(14)中的晶格尺寸大于第二多晶硅段(15)中的晶格尺寸；所述第二多晶硅段(15)中的碎晶多于第一多晶硅段(14)中的碎晶；
所述驱动TFT区域的缓冲层(11)与所述显示TFT区域的缓冲层(11)的厚度差大于500A；
所述低温多晶硅TFT基板结构用于驱动OLED发光。
2.如权利要求1所述的低温多晶硅TFT基板结构的制作方法，其特征在于，所述基板(1)为玻璃基板，所述缓冲层(11)的材料为氧化硅、氮化硅、或二者的组合。
3.如权利要求1所述的低温多晶硅TFT基板结构的制作方法，其特征在于，所述层间绝缘层(19)的材料为氧化硅、氮化硅、或二者的组合。
4.一种低温多晶硅TFT基板结构，其特征在于，包括驱动TFT区域与显示TFT区域，所述驱动TFT区域包括基板(1)、设于所述基板(1)上的缓冲层(11)、设于所述缓冲层(11)上的第一多晶硅段(14)、设于所述缓冲层(11)及第一多晶硅段(14)上的栅极绝缘层(16)、对应所述第一多晶硅段(14)上方设于所述栅极绝缘层(16)上的第一栅极(17)、设于所述栅极绝缘层(16)及第一栅极(17)上的层间绝缘层(19)、及设于所述层间绝缘层(19)上的第一源/漏极(21)；
所述显示TFT区域包括基板(1)、设于所述基板(1)上的缓冲层(11)、设于所述缓冲层(11)上的第二多晶硅段(15)、设于所述缓冲层(11)及第二多晶硅段(15)上的栅极绝缘层(16)、对应所述第二多晶硅段(15)上方设于所述栅极绝缘层(16)上的第二栅极(18)、设于所述栅极绝缘层(16)及第二栅极(18)上的层间绝缘层(19)、及设于所述层间绝缘层(19)上的第二源/漏极(22)；
其中，所述驱动TFT区域的缓冲层(11)的厚度大于所述显示TFT区域的缓冲层(11)的厚度；所述第一多晶硅段(14)中的晶格尺寸大于第二多晶硅段(15)中的晶格尺寸；所述第二多晶硅段(15)中的碎晶多于第一多晶硅段(14)中的碎晶；
所述驱动TFT区域的缓冲层(11)与所述显示TFT区域的缓冲层(11)的厚度差大于500A；
所述低温多晶硅TFT基板结构用于驱动OLED发光。
5.如权利要求4所述的低温多晶硅TFT基板结构，其特征在于，所述基板(1)为玻璃基板，所述缓冲层(11)的材料为氧化硅、氮化硅、或二者的组合，所述层间绝缘层(19)的材料为氧化硅、氮化硅、或二者的组合。
6.如权利要求4所述的低温多晶硅TFT基板结构，其特征在于，所述驱动TFT区域的层间绝缘层(19)及栅极绝缘层(16)上对应所述第一多晶硅段(14)上方形成有第一过孔(20)，所述第一源/漏极(21)经由所述第一过孔(20)与所述第一多晶硅段(14)相接触；
所述显示TFT区域的层间绝缘层(19)及栅极绝缘层(16)上对应所述第二多晶硅段(15)上方形成有第二过孔(20’)，所述第二源/漏极(22)经由所述第二过孔(20’)与所述第二多晶硅段(15)相接触。
CN201510139978.0A 2015-03-27 2015-03-27 低温多晶硅tft基板结构及其制作方法 Expired - Fee Related CN104779199B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201510139978.0A CN104779199B (zh) 2015-03-27 2015-03-27 低温多晶硅tft基板结构及其制作方法
PCT/CN2015/077159 WO2016155055A1 (zh) 2015-03-27 2015-04-22 低温多晶硅tft基板结构及其制作方法
US14/758,964 US9881946B2 (en) 2015-03-27 2015-04-22 Low temperature poly-silicon TFT substrate structure and manufacture method thereof
US15/823,514 US10312273B2 (en) 2015-03-27 2017-11-27 Low temperature poly-silicon TFT substrate structure and manufacture method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510139978.0A CN104779199B (zh) 2015-03-27 2015-03-27 低温多晶硅tft基板结构及其制作方法

Publications (2)

Publication Number Publication Date
CN104779199A CN104779199A (zh) 2015-07-15
CN104779199B true CN104779199B (zh) 2019-01-22

Family

ID=53620598

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510139978.0A Expired - Fee Related CN104779199B (zh) 2015-03-27 2015-03-27 低温多晶硅tft基板结构及其制作方法

Country Status (3)

Country Link
US (2) US9881946B2 (zh)
CN (1) CN104779199B (zh)
WO (1) WO2016155055A1 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102507151B1 (ko) * 2015-08-27 2023-03-08 티씨엘 차이나 스타 옵토일렉트로닉스 테크놀로지 컴퍼니 리미티드 표시 장치 및 그 제조 방법
CN106024804A (zh) * 2016-05-31 2016-10-12 武汉华星光电技术有限公司 阵列基板、显示器及阵列基板的制备方法
CN106682626A (zh) * 2016-12-29 2017-05-17 信利（惠州）智能显示有限公司 指纹识别结构及其制作方法
CN108288606A (zh) * 2017-01-06 2018-07-17 昆山国显光电有限公司 一种薄膜晶体管阵列基板及制造方法和显示面板
CN106548980B (zh) * 2017-02-09 2018-09-14 京东方科技集团股份有限公司 薄膜晶体管及其制作方法、显示基板和显示装置
CN108550583B (zh) * 2018-05-09 2021-03-23 京东方科技集团股份有限公司 一种显示基板、显示装置及显示基板的制作方法
KR20210041150A (ko) 2019-10-04 2021-04-15 삼성디스플레이 주식회사 표시 장치

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5786264A (en) * 1995-12-29 1998-07-28 Lg Semicon Co., Ltd. Method of forming isolation layer of semiconductor elements
CN102544056A (zh) * 2010-12-30 2012-07-04 三星移动显示器株式会社 有机发光显示装置及其制造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW504846B (en) * 2000-06-28 2002-10-01 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
TWI244571B (en) * 2002-01-30 2005-12-01 Sanyo Electric Co Semiconductor display device
US7385223B2 (en) * 2003-04-24 2008-06-10 Samsung Sdi Co., Ltd. Flat panel display with thin film transistor
US7184106B2 (en) * 2004-02-26 2007-02-27 Au Optronics Corporation Dielectric reflector for amorphous silicon crystallization
US20060024870A1 (en) * 2004-07-27 2006-02-02 Wen-Chun Wang Manufacturing method for low temperature polycrystalline silicon cell
US20080042131A1 (en) * 2006-08-15 2008-02-21 Tpo Displays Corp. System for displaying images including thin film transistor device and method for fabricating the same
TWI327447B (en) * 2006-10-16 2010-07-11 Chimei Innolux Corp Method of fabricating a thin film transistor
US20120256185A1 (en) * 2009-12-21 2012-10-11 Sharp Kabushiki Kaisha Semiconductor device and process for production thereof, and display device
CN103219230B (zh) * 2013-04-19 2015-09-30 京东方科技集团股份有限公司 低温多晶硅的制作方法、低温多晶硅薄膜和薄膜晶体管
CN104064451A (zh) * 2014-07-10 2014-09-24 深圳市华星光电技术有限公司 低温多晶硅的制作方法及使用该方法的tft基板的制作方法与tft基板结构

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5786264A (en) * 1995-12-29 1998-07-28 Lg Semicon Co., Ltd. Method of forming isolation layer of semiconductor elements
CN102544056A (zh) * 2010-12-30 2012-07-04 三星移动显示器株式会社 有机发光显示装置及其制造方法

Also Published As

Publication number Publication date
CN104779199A (zh) 2015-07-15
WO2016155055A1 (zh) 2016-10-06
US9881946B2 (en) 2018-01-30
US20180083052A1 (en) 2018-03-22
US10312273B2 (en) 2019-06-04
US20170033134A1 (en) 2017-02-02

Similar Documents

Publication Publication Date Title
CN104779199B (zh) 低温多晶硅tft基板结构及其制作方法
CN106057735B (zh) Tft背板的制作方法及tft背板
CN104701265A (zh) 低温多晶硅tft基板结构及其制作方法
WO2016101392A1 (zh) Amoled背板的制作方法及其结构
CN104659285A (zh) 适用于amoled的tft背板制作方法及结构
CN104143565B (zh) 一种柔性显示基板及其制备方法与显示装置
WO2016004665A1 (zh) 低温多晶硅的制作方法及使用该方法的tft基板的制作方法与tft基板结构
CN104157700B (zh) 低温多晶硅薄膜晶体管及其制备方法
CN105097667B (zh) 低温多晶硅tft基板结构的制作方法及低温多晶硅tft基板结构
CN104362084B (zh) 低温多晶硅薄膜及其制备方法、低温多晶硅薄膜晶体管
JP6239606B2 (ja) 薄膜トランジスタ、アレイ基板及びその製造方法
US9876040B1 (en) Method for manufacturing TFT substrate
JP2020529045A (ja) Ｏｌｅｄ表示パネルのフレキシブル基板及びその製造方法
CN106128940B (zh) 一种低温多晶硅薄膜的制备方法
CN106098629B (zh) Tft基板及其制作方法
CN108346562A (zh) 低温多晶硅、薄膜晶体管及阵列基板的制作方法
CN104599959A (zh) 低温多晶硅tft基板的制作方法及其结构
CN106298645B (zh) 一种tft基板的制备方法
CN108364958A (zh) Tft基板及其制作方法与oled基板
WO2015192558A1 (zh) 低温多晶硅薄膜晶体管、其制备方法及阵列基板与显示装置
CN105514035B (zh) 低温多晶硅tft基板的制作方法及低温多晶硅tft基板
US20210343543A1 (en) Manufacturing method of thin film transistor
CN202816949U (zh) 一种有源矩阵有机电致发光显示器件及显示装置
CN102097368A (zh) 一种低温多晶硅薄膜晶体管阵列基板的制造方法
US10515800B2 (en) Solid phase crystallization method and manufacturing method of low-temperature poly-silicon TFT substrate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190122

CF01 Termination of patent right due to non-payment of annual fee