CN104683228A - FPGA-based digital switch media gateway implementation method - Google Patents
FPGA-based digital switch media gateway implementation method Download PDFInfo
- Publication number
- CN104683228A CN104683228A CN201510069181.8A CN201510069181A CN104683228A CN 104683228 A CN104683228 A CN 104683228A CN 201510069181 A CN201510069181 A CN 201510069181A CN 104683228 A CN104683228 A CN 104683228A
- Authority
- CN
- China
- Prior art keywords
- fpga
- dsp
- packet
- route
- bag
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention discloses an FPGA-based digital switch media gateway implementation method. The method comprises the following steps: receiving data packets from a communication terminal from a network interface receiving terminal by using FPGA and judging the type of the data packets; enabling FPGA and a DSP module to mutually cooperate for managing, matching, encoding or decoding routes of the data packets according to the type of the data packets; sending the processed data packets to corresponding network IPs and ports by virtue of a network interface sending terminal, and finishing converting and network transmission of voice data. According to the method, a network communication protocol, a physical layer, a link layer and a network layer are sent, received, packed, unpacked and transmitted by integration of FPGA and DSP, so that a network packet is processed in real time; the network transmission speed is increased; route information and voice information are processed according to different categories; the voice data are sent to the corresponding DSP and decoded according to the route information; the interconnection and intercommunication of the voice between different voice encoding terminals are implemented.
Description
Technical field
The present invention relates to the implementation method that a kind of media conversion forwards, particularly relate to a kind of digital switch media gateway realization method based on FPGA, the media conversion be applicable in the communication of wide, narrow-band digital forwards, especially containing being interconnected and docking of terminal room of multiple voice pattern.
Background technology
In wide and narrow strip switching system, the coded format of the speech data required for each terminal is different often, what adopt as Vehicle mounted station and hand-held set is a kind of speech-encoded format, and telephone terminal may be other speech-encoded format, in order to realize the voice call of the terminal room of all kinds of different speech coding form, with regard to needing, the voice packet of different speech coding form is encoded or decoded, make it to be turned into the speech coding mode that terminal can identify.
In switching system in the past, the Code And Decode of the voice packet of different speech coding form is all realized by software, and this just has high requirement to the performance of software platform, and therefore its cost is also corresponding higher.And software process is subject to the restriction of development platform, its disposal ability is also quite limited.Nonetheless, the real-time processing speed of software process and precision are also all far away less than processing speed and the precision of hardware handles.
FPGA (Filed Programmable Gate Array, field programmable gate array) chip is all widely used in a lot of fields, particularly in the communications field, owing to having extremely strong real-time and high speed processing ability, it is made to be treated as possibility in real time to signal.In addition, FPGA has speed feature high, low in energy consumption in performance, cheap on cost, and may reduce complexity, easy to use.And FPGA realizes its function by the software programming of object chip structure, thus only revise software and do not need amendment hardware platform just can the original design of improved system or original function, thus there is great flexibility.
Summary of the invention
In order to solve above-mentioned deficiency of the prior art, the object of this invention is to provide a kind of digital switch media gateway realization method based on FPGA, the Code And Decode of the packet to different speech coding form is completed by all kinds of DSP, utilize the voice packet that FPGA sends from network interface receiving terminal receiving terminal, and judge the form of this voice packet, again the receiving port information of this voice packet is added that route querying flag information is delivered to route DSP and gone to search route, and according to the route results that route DSP sends, voice packet is delivered to corresponding speech processes DSP and go to carry out speech coding or decoding, again coding or decoded data are packaged into UDP bag and deliver to corresponding terminal from network interface transmitting terminal.
The present invention adopts following technical scheme:
Based on a digital switch media gateway realization method of FPGA, comprise the following steps:
S1: utilize FPGA to receive the packet from communication terminal from network interface receiving terminal, and carry out type of data packet judgement;
S2: according to the type of packet, mutually the cooperate routing management, coupling, the coding that carry out packet or decode of FPGA and DSP module processes;
S3: by network interface transmitting terminal by the Packet Generation that processed to corresponding network IP and port, complete conversion and the Internet Transmission of speech data.
Further, the type of the packet in described step S1 comprises: route data packets, VoP, RARP bag, ARP bag, ICMP bag, IGMP bag; DSP module in described step S2 comprises the speech processes DSP of the route DSP be connected with FPGA respectively, multiple process different speech coding, codec format.
Further, mutually the cooperate routing management, coupling, the coding that carry out packet or decode of the FPGA in described step S2 and DSP module processes, and is specially:
(1) type determining packet as described FPGA is route bag, then this packet is added route information mark, be sent to route DSP corresponding in DSP module and carry out routing management, comprise the establishment of route, deletion and coupling, and by routing management information feed back to FPGA;
(2) type determining packet as described FPGA is voice packet, then extract the receiving port information of voice packet, and add route querying flag information, the route DSP be sent in DSP module carries out route querying, FPGA reads the route searching result in route DSP, is delivered to by voice packet in corresponding speech processes DSP and carries out encoding, decoding process; FPGA reads the result of speech processes dsp code, decoding, and the id information of this speech processes DSP is delivered to route DSP carry out matched routings, determine whether to need the voice packet processed again to deliver in speech processes DSP to process according to matching result, or voice packet is delivered to network interface transmit port;
(3) type determining packet as described FPGA is RARP bag, ARP bag, ICMP bag, IGMP bag, then directly produces back to wrap to indicate, notifies that network interface transmitting terminal returns bag.
Further, in described step S3 by network interface transmitting terminal by the Packet Generation that processed to corresponding network IP and port, be specially, speech data packing after ARP, RARP, ICMP, IGMP, routing management feedback information and process is sent to corresponding network IP and port by network interface transmitting terminal from physical layer by FPGA, and then completes conversion and the Internet Transmission of speech data.
Beneficial effect of the present invention:
The present invention is the embedded system that a kind of FPGA and DSP combines, not only there is advantage and the technical characteristic of other microprocessors and Single Chip MC in Embedded System, and can also parallel algorithm operations be utilized, there is digital signal processing capability more at a high speed, more favorably support for the real-time realizing system provides, FPGA adds the mainstay that dsp system will become modern electronic technology, computer technology and the communication technology.The present invention's hardware handles instead of software process, and processing speed and precision all improve a lot.And FPGA can the multiple DSP of parallel join, its disposal ability also corresponding improves many.
Accompanying drawing explanation
Fig. 1 is the schematic flow sheet of the digital switch media gateway realization method based on FPGA of the present invention;
Fig. 2 is media conversion of the present invention, forwards detailed maps;
Fig. 3 is the course of work schematic diagram of FPGA of the present invention.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is described in detail.
As illustrated in fig. 1 and 2, a kind of digital switch media gateway realization method based on FPGA, comprises the following steps:
S1: utilize FPGA to receive the packet from communication terminal from network interface receiving terminal, and carry out type of data packet judgement; The type of described packet comprises: route data packets, VoP, RARP bag, ARP bag, IGMP bag, IGMP bag;
S2: according to the type of packet, mutually the cooperate routing management, coupling, the coding that carry out packet or decode of FPGA and DSP module processes; Described DSP module comprises the speech processes DSP of the route DSP be connected with FPGA respectively, multiple process different speech coding, codec format;
S3: by network interface transmitting terminal by the Packet Generation that processed to corresponding network IP and port, complete conversion and the Internet Transmission of speech data.
The detailed operation of above-mentioned three steps is as follows:
1.1) the various network packet that receive from network interface receiving terminal physical layer of FPGA;
1.2) network packet of FPGA to one's name IP is carried out differentiating type of data packet according to header packet information and is judged process;
1.3) FPGA is according to the type of packet, packet is delivered to DSP corresponding in DSP module and carries out routing management, coupling or coding, decoding process; Be specially:
(1) type determining packet as described FPGA is route bag, then this packet is added route information mark, be sent to corresponding route DSP and carry out routing management, comprise the establishment of route, deletion and coupling, route DSP feeds back routing management information to FPGA, realizes FPGA and works in coordination with route DSP and complete the establishment of route, deletion and matching feature;
(2) type determining packet as described FPGA is voice packet, then extract the receiving port information of voice packet, and add route querying flag information, be sent to route DSP and carry out route querying, determine voice packet will be sent to which speech processes DSP process, if route searching result shows the port route querying failure of this voice packet, then direct this voice packet directly to be abandoned; If route querying feedback pass signal, then FPGA reads the route searching result in route DSP, is delivered to by voice packet in corresponding speech processes DSP and carries out encoding, decoding process; FPGA reads speech processes dsp code, decoded result, and the id information of this speech processes DSP is delivered to route DSP carries out matched routings, determines following operation according to matched routings result:
If matched routings result indicates this voice packet to complete coding or the decoding of certain phonetic matrix, then this voice packet is delivered to network interface transmit port, what this step was corresponding is the disposable situation that can complete coded format conversion;
If matched routings result indicates these voice also to need to carry out coding or the decoding of another kind of phonetic matrix again, then this voice packet is delivered to by the interface of FPGA and DSP module the speech processes DSP processing this voice, read by the interface of FPGA and this speech processes DSP and to encode or after decoded result, again the id information of this speech processes DSP is delivered to route DSP to go to carry out matched routings, and according to matching result, the voice packet processed is delivered to network interface transmit port, this step repeatedly uses different speech processes DSP could realize the situation of coded format conversion corresponding to needing,
(3) type determining packet as described FPGA is RARP bag, ARP bag, ICMP bag, IGMP bag, then directly produces back to wrap to indicate, notifies that network interface transmitting terminal returns bag.
1.4) the speech data packing after ARP, RARP, ICMP, IGMP, routing management feedback information and process is sent to corresponding network IP and port by network interface transmitting terminal from physical layer by last FPGA, and then completing conversion and the Internet Transmission of speech data, the encapsulation achieving network communication protocol and physical layer, link layer and network layer unpacks and transmits.
In the model described in Fig. 3, after the reception buffer control module of FPGA receives packet, first judge that this bag is the packet of what type by header packet information, if ARP bag, RARP bag, ICMP bag or IGMP bag, then this packet is passed to ARP/RARP module or ICMP/IGMP module processes, and bag data will be returned be sent to transmission buffer control module, Jiang Huibao sends; If the packet that FPGA receives is UDP bag or TCP bag, then sends bag content to UDP receiving processing module or TCP receiving processing module respectively, then by these two modules, useful information is passed to upper level applications.Equally, upper application software is sent to UDP or the TCP transmission control module of FPGA by effectively sending data, data packing gone out by data packets through sending buffer control module by these two modules.So, FPGA just achieves the work of network link layer, network layer, transport layer.
Part that the present invention does not relate to is all same as the prior art or adopt prior art to realize.
Obviously, the above embodiment of the present invention is for the citing that the present invention does clearly is described, and is not the restriction to working of an invention mode.For those of ordinary skill in the field, can also make other changes in different forms on the basis of the above description.Here without the need to also cannot illustrating one by one to all implementation methods.And these belong to technical scheme of the present invention the apparent change of extending out or variation still belong to the row of protection scope of the present invention.
Claims (4)
1., based on a digital switch media gateway realization method of FPGA, it is characterized in that: comprise the following steps:
S1: utilize FPGA to receive the packet from communication terminal from network interface receiving terminal, and carry out type of data packet judgement;
S2: according to the type of packet, mutually the cooperate routing management, coupling, the coding that carry out packet or decode of FPGA and DSP module processes;
S3: by network interface transmitting terminal by the Packet Generation that processed to corresponding network IP and port, complete conversion and the Internet Transmission of speech data.
2. a kind of digital switch media gateway realization method based on FPGA according to claim 1, is characterized in that: the type of the packet in described step S1 comprises: route data packets, VoP, RARP bag, ARP bag, ICMP bag, IGMP bag; DSP module in described step S2 comprises the speech processes DSP of the route DSP be connected with FPGA respectively, multiple process different speech coding, codec format.
3. a kind of digital switch media gateway realization method based on FPGA according to claim 2, it is characterized in that: mutually the cooperate routing management, coupling, the coding that carry out packet or decode of the FPGA in described step S2 and DSP module processes, and is specially:
(1) type determining packet as described FPGA is media gateway controlling message, i.e. route bag, then this packet is added route information mark, the route DSP be sent in DSP module carries out routing management, comprise the establishment of route, deletion and coupling, and by routing management information feed back to FPGA;
(2) type determining packet as described FPGA is voice packet, then extract the receiving port information of voice packet, and add route querying flag information, the route DSP be sent in DSP module carries out route querying, FPGA reads the route searching result in route DSP, is delivered to by voice packet in corresponding speech processes DSP and carries out encoding, decoding process; FPGA reads the result of speech processes dsp code, decoding, and the id information of this speech processes DSP is delivered to route DSP carry out matched routings, determine whether to need the voice packet processed again to deliver in speech processes DSP to process according to matching result, or voice packet is delivered to network interface transmitting terminal, more directly sent by network interface;
(3) type determining packet as described FPGA is RARP bag, ARP bag, ICMP bag, IGMP bag, then directly produces back to wrap to indicate, notifies that network interface transmitting terminal returns bag.
4. a kind of digital switch media gateway realization method based on FPGA according to claim 3, it is characterized in that: in described step S3 by network interface transmitting terminal by the Packet Generation that processed to corresponding network IP and port, be specially, speech data packing after ARP, RARP, ICMP, IGMP, routing management feedback information and process is sent to corresponding network IP and port by network interface transmitting terminal from physical layer by FPGA, and then completes conversion and the Internet Transmission of speech data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510069181.8A CN104683228B (en) | 2015-02-10 | 2015-02-10 | A kind of digital switch media gateway realization method based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510069181.8A CN104683228B (en) | 2015-02-10 | 2015-02-10 | A kind of digital switch media gateway realization method based on FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104683228A true CN104683228A (en) | 2015-06-03 |
| CN104683228B CN104683228B (en) | 2018-07-24 |
Family
ID=53317848
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510069181.8A Active CN104683228B (en) | 2015-02-10 | 2015-02-10 | A kind of digital switch media gateway realization method based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104683228B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105931670A (en) * | 2016-04-22 | 2016-09-07 | 西安电子科技大学 | Nand Flash memory array based storage control apparatus |
| CN111163106A (en) * | 2020-01-02 | 2020-05-15 | 上海航天测控通信研究所 | High-speed network preprocessing device based on world gateway |
| CN112737952A (en) * | 2020-12-28 | 2021-04-30 | 天使方舟有限公司 | FPGA service application layer information routing model and monitoring platform thereof |
| CN112788102A (en) * | 2020-12-24 | 2021-05-11 | 中电科航空电子有限公司 | Ground terminal system and operation interface capable of sending different types of data link messages |
| CN113726634A (en) * | 2021-08-19 | 2021-11-30 | 宏图智能物流股份有限公司 | Voice transmission system and method |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101374233A (en) * | 2008-10-23 | 2009-02-25 | 杭州华三通信技术有限公司 | Method and apparatus for adapting video stream frame rate, and FPGA chip as well as equipment for processing video stream |
| CN101582884A (en) * | 2009-06-15 | 2009-11-18 | 东南大学 | System and method for 3G data packet reorganization based on FPGA |
| CN201813391U (en) * | 2009-11-20 | 2011-04-27 | 北京五岳鑫信息技术股份有限公司 | Signaling-voice acquisition gateway |
| CN201860343U (en) * | 2010-09-13 | 2011-06-08 | 上海海加网络科技有限公司 | SSL VPN security gateway based on FPGA hardware acceleration |
| CN102624628A (en) * | 2012-03-22 | 2012-08-01 | 深圳市共进电子股份有限公司 | Home gateway and data packet express forwarding method for same |
| CN102821101A (en) * | 2012-07-27 | 2012-12-12 | 北京中科晶上科技有限公司 | IP data packet identification method and gateway |
| CN103139315A (en) * | 2013-03-26 | 2013-06-05 | 烽火通信科技股份有限公司 | Application layer protocol analysis method suitable for home gateway |
| CN103596064A (en) * | 2013-12-09 | 2014-02-19 | 中山爱科数字家庭产业孵化基地有限公司 | Environmentally friendly science and technology service video gateway and implementation method |
| CN103731343A (en) * | 2012-10-11 | 2014-04-16 | 中国科学院软件研究所 | MVB-WTB gateway based on LPC2468 and working method thereof |
-
2015
- 2015-02-10 CN CN201510069181.8A patent/CN104683228B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101374233A (en) * | 2008-10-23 | 2009-02-25 | 杭州华三通信技术有限公司 | Method and apparatus for adapting video stream frame rate, and FPGA chip as well as equipment for processing video stream |
| CN101582884A (en) * | 2009-06-15 | 2009-11-18 | 东南大学 | System and method for 3G data packet reorganization based on FPGA |
| CN201813391U (en) * | 2009-11-20 | 2011-04-27 | 北京五岳鑫信息技术股份有限公司 | Signaling-voice acquisition gateway |
| CN201860343U (en) * | 2010-09-13 | 2011-06-08 | 上海海加网络科技有限公司 | SSL VPN security gateway based on FPGA hardware acceleration |
| CN102624628A (en) * | 2012-03-22 | 2012-08-01 | 深圳市共进电子股份有限公司 | Home gateway and data packet express forwarding method for same |
| CN102821101A (en) * | 2012-07-27 | 2012-12-12 | 北京中科晶上科技有限公司 | IP data packet identification method and gateway |
| CN103731343A (en) * | 2012-10-11 | 2014-04-16 | 中国科学院软件研究所 | MVB-WTB gateway based on LPC2468 and working method thereof |
| CN103139315A (en) * | 2013-03-26 | 2013-06-05 | 烽火通信科技股份有限公司 | Application layer protocol analysis method suitable for home gateway |
| CN103596064A (en) * | 2013-12-09 | 2014-02-19 | 中山爱科数字家庭产业孵化基地有限公司 | Environmentally friendly science and technology service video gateway and implementation method |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105931670A (en) * | 2016-04-22 | 2016-09-07 | 西安电子科技大学 | Nand Flash memory array based storage control apparatus |
| CN105931670B (en) * | 2016-04-22 | 2019-09-03 | 西安电子科技大学 | Storage control device based on Nand flash storage array |
| CN111163106A (en) * | 2020-01-02 | 2020-05-15 | 上海航天测控通信研究所 | High-speed network preprocessing device based on world gateway |
| CN111163106B (en) * | 2020-01-02 | 2022-03-25 | 上海航天测控通信研究所 | High-speed network preprocessing device based on world gateway |
| CN112788102A (en) * | 2020-12-24 | 2021-05-11 | 中电科航空电子有限公司 | Ground terminal system and operation interface capable of sending different types of data link messages |
| CN112737952A (en) * | 2020-12-28 | 2021-04-30 | 天使方舟有限公司 | FPGA service application layer information routing model and monitoring platform thereof |
| CN112737952B (en) * | 2020-12-28 | 2022-08-26 | Gotcex 有限公司 | FPGA service application layer information routing model and monitoring platform thereof |
| CN113726634A (en) * | 2021-08-19 | 2021-11-30 | 宏图智能物流股份有限公司 | Voice transmission system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104683228B (en) | 2018-07-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104683228A (en) | FPGA-based digital switch media gateway implementation method | |
| WO2016187813A1 (en) | Data transmission method and device for photoelectric hybrid network | |
| CN102130812B (en) | Method, device and system for processing unknown unicast data frame | |
| CN109417533B (en) | Method for transmitting data and forwarding device | |
| CN105491037B (en) | Protocol conversion system and process between boat-carrying Beidou II equipment and ship Ethernet | |
| CN104937896A (en) | Method for processing address resolution protocol message, forwarder and controller | |
| CN104243281A (en) | Voice communication method based on mobile Internet | |
| CN107995130A (en) | A kind of fast shifting method of fragment message | |
| CN104717050A (en) | Multiple frame rate system | |
| CN100553258C (en) | UDP/IP protocol stack implementation method in a kind of embedded networking applications | |
| CN105284083A (en) | OpenFlow device and IP network device communication method, device and system | |
| CN102315918B (en) | Method and device for intercommunicating TCP (Transmission Control Protocol) connection with SCTP (Stream Control Transmission Protocol) connection | |
| CN104992711A (en) | Local area network cluster duplexing speech communication method based on mobile terminal | |
| CN101610217B (en) | Method for implementing message transmission between extensible processor and switch chip and system thereof | |
| EP3289712A1 (en) | Bundled forward error correction (fec) for multiple sequenced flows | |
| CN101005448A (en) | VoIP gateway transmission medium stream method | |
| CN101650872B (en) | System and method for collecting power utilization information | |
| CN104105222B (en) | Establish communication | |
| CN104753971B (en) | Client based on teleconference and source of media transmission method | |
| CN101217489B (en) | Router with network encoding function and networking method based on network coding | |
| CN104023091B (en) | A kind of multilink fusion method and equipment | |
| CN205545360U (en) | CANopen changes profibus -DP's protocol converter | |
| CN101841457A (en) | Router and method for processing IPv6 packet thereof | |
| JP2004140563A5 (en) | ||
| CN1794673B (en) | Method of constructing local network using IP protocol |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |