CN104408010A - Load ground detector based data transmission receiving module data transmission method - Google Patents
Load ground detector based data transmission receiving module data transmission method Download PDFInfo
- Publication number
- CN104408010A CN104408010A CN201410704616.7A CN201410704616A CN104408010A CN 104408010 A CN104408010 A CN 104408010A CN 201410704616 A CN201410704616 A CN 201410704616A CN 104408010 A CN104408010 A CN 104408010A
- Authority
- CN
- China
- Prior art keywords
- lvds
- data
- level cache
- lvds data
- data transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/38—Universal adapter
- G06F2213/3852—Converter between protocols
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
Abstract
The invention discloses a load ground detector based data transmission receiving module data transmission method. The method comprises the steps that a processor receives control commands from a main control computer through a PCIe bus and analyzes the control commands; the processor selects a low voltage differential signaling (LVDS) receiving channel according to the control commands, and setting the LVDS receiving channel data width; an LVDS data receiving circuit receives externally input LVDS data signals and sends the LVDS data signals to a first-level cache for being matched with an LVDS data transmission channel; the first-level cache performs clock domain transformation on the input LVDS data, outputs LVDS data signals in the same clock domain and sends the LVDS data signals to a second-level cache for being matched with an interface for achieving the first-level cache and a PCIe transmission interface. The second-level cache outputs the LVDS data signals to the main control computer through a PCIe bus in real time. According to the method, two-level caching is performed on the received data, and reliable receiving and outward transmission of data can be achieved when multi-clock-domain data transmission is involved.
Description
Technical field
The present invention relates to a kind of several transmission methods of the several transmitting/receiving modules based on load ground detector.
Background technology
Artificial satellite launches quantity at most, and spacecraft with fastest developing speed, is widely used in the fields such as telecommunications, meteorology, resource investigation and military surveillance.Present artificial satellite to be unified multiple part compositions such as useful load primarily of structural system, propulsion system, heat control system, power supply-distribution system, star system system, telemetering and remote control system, attitude control system, data transmission system.Wherein useful load is that in satellite, the direct subsystem performing particular task is the core of satellite, and it is the primary sub-system determining satellite performance level.Due to the singularity of satellite operation on orbit, safeguard very difficulty to it after lift-off, therefore, the ground test work before transmitting seems particularly important.The load that satellite ground load detector is used on ground in the face of satellite is tested, its number transmitting/receiving module is for realizing reception and the unofficial biography of data, when relating to the transmission of different clocks numeric field data, the digital transmission module in existing load ground detector can not realize reliable reception and the unofficial biography of data.
Summary of the invention
The object of the invention is to overcome the deficiencies in the prior art, a kind of several transmission methods of the several transmitting/receiving modules based on load ground detector are provided, when relating to the transmission of multi-clock zone data, reliable reception and the unofficial biography of data can be realized.
The object of the invention is to be achieved through the following technical solutions: a kind of several transmission methods of the several transmitting/receiving modules based on load ground detector, it comprises following multiple step:
S1. processor is by the control command of PCIe bus reception from main control computer, and resolves control command;
S2. processor selects LVDS receiving cable according to control command;
S3. processor is according to control command configuration LVDS receiving cable, arranges the data width of LVDS receiving cable;
S4.LVDS data receiver circuit receives the LVDS data-signal of outside input, and LVDS data-signal is sent to the level cache of the data transmission channel for mating LVDS;
S5. level cache carries out clock zone conversion to inputted LVDS data, exports the LVDS data-signal of same clock zone, then LVDS data-signal is sent to the L2 cache for mating interface and the PCIe transmission interface realizing level cache;
S6. LVDS data-signal is outputted to main control computer by PCIe bus by L2 cache in real time.
The invention has the beneficial effects as follows: two-level cache being carried out to reception data, when relating to the transmission of multi-clock zone data, reliable reception and the unofficial biography of data can be realized.
Accompanying drawing explanation
Fig. 1 is the process flow diagram of several transmission methods of the several transmitting/receiving modules that the present invention is based on load ground detector;
Fig. 2 is the structured flowchart of one embodiment of the present of invention.
Embodiment
Below in conjunction with accompanying drawing, technical scheme of the present invention is described in further detail, but protection scope of the present invention is not limited to the following stated.
As shown in Figure 1, a kind of several transmission methods of the several transmitting/receiving modules based on load ground detector, it comprises following multiple step:
S1. processor is by the control command of PCIe bus reception from main control computer, and resolves control command;
S2. processor selects LVDS receiving cable according to control command;
S3. processor is according to control command configuration LVDS receiving cable, arranges the data width of LVDS receiving cable;
S4.LVDS data receiver circuit receives the LVDS data-signal of outside input, and LVDS data-signal is sent to the level cache of the data transmission channel for mating LVDS;
S5. level cache carries out clock zone conversion to inputted LVDS data, exports the LVDS data-signal of same clock zone, then LVDS data-signal is sent to the L2 cache for mating interface and the PCIe transmission interface realizing level cache;
S6. LVDS data-signal is outputted to main control computer by PCIe bus by L2 cache in real time.
Level cache is the data transmission channel in order to mate LVDS, realizes the conversion of clock zone and the reliable reception of data; L2 cache is interface in order to realize Primary Transmit module and the mating of PCIe transmission interface; LVDS number transmitting/receiving module relates to the conversion of multi-clock zone, adopts the structure of two-level cache, realizes reliable reception and the unofficial biography of data.
Fig. 2 is one embodiment of the present of invention, as shown in Figure 2, a kind of several transmitting/receiving modules based on load ground detector, it comprises LVDS data receiver circuit, pulse per second (PPS) transmission circuit, OC instruction output circuit, first memory, second memory and processor, LVDS data receiver circuit, pulse per second (PPS) transmission circuit, OC instruction output circuit, first memory are connected with processor respectively with second memory, and processor is connected with external piloting control computing machine by PCIe interface.
Described LVDS data receiver circuit comprises multichannel LVDS data path; described LVDS data path is made up of input circuit and protection circuit; load data is input to LVDS data input circuit by the first connector; the output of LVDS data input circuit is connected with protection circuit, and the output of protection circuit is connected with processor.
Described pulse per second (PPS) transmission circuit comprises Transistor-Transistor Logic level input circuit, Transistor-Transistor Logic level output circuit, RS422 output circuit, RS422 driving circuit and level shifting circuit, signal is input to level shifting circuit by TTL input circuit, one tunnel of level shifting circuit exports and is connected with Transistor-Transistor Logic level output circuit, one tunnel is connected with processor, one tunnel of processor exports and is connected with RS422 driving circuit, the input of RS422 driving circuit is connected with RS422 output circuit, and signal exports the second connector to by RS422 output circuit.
Described OC instruction output circuit comprises OC driving circuit and OC instruction output circuit, one tunnel of processor exports and is connected with the input of OC driving circuit, the output of OC driving circuit is connected with OC instruction output circuit, and OC instruction outputs to the second connector by OC instruction output circuit.
Described LVDS data receiver circuit comprises two-way LVDS data path, every road LVDS data path possesses A and B two mutually redundant passages, select when A channel and channel B have data to input to accept A channel or channel B data simultaneously, possess the ability receiving different lengths Frame and burst indefinite data.
Described A channel and channel B all support 1/4/8 pair of LVDS data transmission, each passage LVDS data bit possesses memory function to data configuration, initial configuration is carried out in setting when can shut down according to the last time during start next time, and the clock frequency of LVDS data is not higher than 50MHz.
The first described connector is HJ30J connector, and the second described connector is J30J connector.
When load ground detector and equipment under test carry out data transmit time, main control computer sends control command to number transmitting/receiving module, processor in number transmitting/receiving module is resolved control command, and according to control command, LVDS data transmission channel is configured, LVDS data receiver circuit receives the LVDS data from equipment under test, then the input data of LVDS are sent to PCIe interface after a L2 cache, LVDS data are outputted to main control computer by last PCIe interface in real time.
Claims (1)
1. based on several transmission methods for several transmitting/receiving modules of load ground detector, it is characterized in that: it comprises following multiple step:
S1. processor is by the control command of PCIe bus reception from main control computer, and resolves control command;
S2. processor selects LVDS receiving cable according to control command;
S3. processor is according to control command configuration LVDS receiving cable, arranges the data width of LVDS receiving cable;
S4.LVDS data receiver circuit receives the LVDS data-signal of outside input, and LVDS data-signal is sent to the level cache of the data transmission channel for mating LVDS;
S5. level cache carries out clock zone conversion to inputted LVDS data, exports the LVDS data-signal of same clock zone, then LVDS data-signal is sent to the L2 cache for mating interface and the PCIe transmission interface realizing level cache;
S6. LVDS data-signal is outputted to main control computer by PCIe bus by L2 cache in real time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410704616.7A CN104408010A (en) | 2014-11-28 | 2014-11-28 | Load ground detector based data transmission receiving module data transmission method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410704616.7A CN104408010A (en) | 2014-11-28 | 2014-11-28 | Load ground detector based data transmission receiving module data transmission method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN104408010A true CN104408010A (en) | 2015-03-11 |
Family
ID=52645642
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410704616.7A Pending CN104408010A (en) | 2014-11-28 | 2014-11-28 | Load ground detector based data transmission receiving module data transmission method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104408010A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116996448A (en) * | 2023-09-27 | 2023-11-03 | 空间液态金属科技发展(江苏)有限公司 | Multi-type multi-channel dynamic rate load data scheduling device and scheduling method thereof |
-
2014
- 2014-11-28 CN CN201410704616.7A patent/CN104408010A/en active Pending
Non-Patent Citations (4)
| Title |
|---|
| "基于PCI总线的高速数据传输***的研制";王栋;《中国优秀硕士学位论文全文数据库 信息科技辑》;20130815(第8期);文献第1页第1.1节、第8页第2.1.1节、第9页第2.2节、第10页第2.2.1节第5段-第11页第1段、第15页第1-2段、第20页第4段、第22页第1段、第28页第1-2段，图2.2 * |
| "基于PCI总线的高速数据传输***的研制";王栋;《中国优秀硕士学位论文全文数据库 信息科技辑》;20130815(第8期);文献第1页第1.1节第5段、第8页第2.1.1节第1段、第9页第2.2节第2-4段、第10页第2.2.1节第5段-第11页第1段、第15页第1-2段、第20页第4段、第22页第1段、第28页第1-2段，图2.2 * |
| 李姗等: ""基于PCI总线的航天设备地面测试***设计"", 《导航与航天运载技术》 * |
| 王栋: ""基于PCI总线的高速数据传输***的研制"", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116996448A (en) * | 2023-09-27 | 2023-11-03 | 空间液态金属科技发展(江苏)有限公司 | Multi-type multi-channel dynamic rate load data scheduling device and scheduling method thereof |
| CN116996448B (en) * | 2023-09-27 | 2023-12-12 | 空间液态金属科技发展(江苏)有限公司 | Multi-type multi-channel dynamic rate load data scheduling device and scheduling method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9148198B1 (en) | Programmable pre-emphasis circuit for MIPI C-PHY | |
| EP2972928B1 (en) | Multi-wire single-ended push-pull link with data symbol transition based clocking | |
| CN102638282B (en) | Impedance and gain compensation device and method for transmission interface | |
| US9337939B2 (en) | Optical IO interconnect having a WDM architecture and CDR clock sharing receiver | |
| CN103888147A (en) | Serial-to-parallel conversion circuit, serial-to-parallel converter and serial-to-parallel conversion system | |
| CN104184521A (en) | Minitype separating type HDMI optical fiber transmission device | |
| US9762224B2 (en) | Timing prediction circuit and method | |
| CN102567587A (en) | FPGA (field programmable gate array) interconnection method and device utilizing same | |
| KR102109591B1 (en) | Adaptive Compensated PAM-4 Transmitter with Transition Detection | |
| JP2015005962A (en) | Data communication system, slave, and master | |
| CN104408010A (en) | Load ground detector based data transmission receiving module data transmission method | |
| CN104503935B (en) | A kind of IIC control devices accurately controlling sequential and control method | |
| CN110635892A (en) | Data sampling system based on synchronization 422 standard | |
| CN104618040B (en) | Data transmission module and method based on load ground detector | |
| CN105306022A (en) | Asymmetric time-delay apparatus used for asynchronous circuit four-phase handshake protocol | |
| US9571704B2 (en) | Signal multiplexing apparatus and transmission apparatus | |
| CN204206189U (en) | A kind of several transmitting/receiving modules based on load ground detector | |
| CN103916619A (en) | DVI video signal transmission method and device | |
| CN103686170A (en) | Short-distance multi-channel video transmission method and device | |
| CN202662010U (en) | FPGA (Field Programmable Gate Array) interaction device, verification board and SOC (System On Chip) system | |
| Nayani et al. | Design and Implementation of UART Protocol for Avionics Applications | |
| CN101860712B (en) | Device and method for transmitting camera signals | |
| CN104717440A (en) | LED transmitting card cascade interface | |
| CN106301568B (en) | Coding method, device, the port HT and processor | |
| Sanchez et al. | Hardware implementation of a FPGA-based universal link for LVDS communications |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20150311 |