CN104022738A - Phase-locked loop automatic presetting system and presetting method thereof - Google Patents
Phase-locked loop automatic presetting system and presetting method thereof Download PDFInfo
- Publication number
- CN104022738A CN104022738A CN201410222688.8A CN201410222688A CN104022738A CN 104022738 A CN104022738 A CN 104022738A CN 201410222688 A CN201410222688 A CN 201410222688A CN 104022738 A CN104022738 A CN 104022738A
- Authority
- CN
- China
- Prior art keywords
- output
- analog converter
- input value
- height
- height state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Abstract
The invention discloses a phase-locked loop automatic presetting system and a presetting method thereof. The phase-locked loop automatic presetting system is a closed-loop control system which is composed of a voltage controlled oscillator, a frequency doubler, a directional coupler, a frequency mixer, a sampler, a phase discriminator, an integrator, a one-to-three frequency divider, a voltage comparater and a programmable chip. The presetting method based on the phase-locked loop automatic presetting system can automatically and quickly realize accurate presetting of the phase-locked loop. Time and labor are saved. Efficiency in batch production is greatly improved. More important, a relatively large change of ambient temperature occurs, after software monitors a relatively large deviation to a preset value, the preset value can be automatically calibrated again quickly, thereby ensuring normal operation of an instrument.
Description
Technical field
The present invention relates to microwave signal analysis field, especially phase-locked loop automatic pre-set system and pre-setting method thereof.
Background technology
In modern microwave signal analyzer, conventionally adopt superheterodyne signal receiving mode, the tunable local oscillation signal of analyzer is determining the many key technical index of analyzer.In high-grade signal analyzer, the scheme of tunable local oscillator generally adopts multiring structure, is generally sampling ring, little ring of numbers and YO ring.Wherein sampling ring is ultralow voltage controlled oscillator of making an uproar mutually (being called for short VCO) phase-locked loop, is a kind ofly to produce that frequency is controlled, low phase noise, the phase-locked loop of discrete point-frequency signal.
The phase noise of the local oscillator of signal analyzer and frequency resolution are determining the phase noise level of signal analyzer complete machine and the technical indicator of frequency discrimination, and these two indexs are to embody the important indicator that analyzer is analyzed small-signal ability.How improving the phase noise index of signal analyzer local oscillator, is constantly to pursue in signal analyzer research and development.In order to improve phase noise index, the high-grade signal analyzer local oscillator technical schemes that adopt a plurality of phase-locked loops more, sampling ring is exactly one of them loop, and its effect is to provide that Frequency point is variable, discrete, the point-frequency signal of low phase noise.Sampling ring is one and take the phase-locked loop that voltage controlled oscillator (VCO) be oscillation source, and the output frequency of sampling ring is by being added in the preset voltage of the tuning end of voltage controlled oscillator (VCO) and the decision of the error voltage after phase demodulation integration.
As accompanying drawing 1, in traditional phase-locked loop, voltage controlled oscillator output, through after integer or fractional frequency division, is carried out phase demodulation with reference signal, and phase demodulation output is added to the tuning end of voltage controlled oscillator afterwards through integration, thereby controls the frequency of oscillation of oscillator.In this kind of phase-locked loop structures, generally do not need preset voltage or only need a rough preset voltage just, the output frequency of phase-locked loop is that frequency dividing ratio and the phase demodulation reference frequency in loop determines jointly.So traditional voltage controlled oscillator (VCO) is phase-locked do not need preset accurately.But due to the frequency division link existing oscillator signal, be the bottleneck that phase-locked loop phase noise further reduces in traditional loop structure.
Summary of the invention
While changing in order to solve the tuning voltage of voltage controlled oscillator and the functional relation of output frequency, how automatically the problem of preset oscillator quick and precisely, the present invention proposes a kind of method that new phase-locked loop automatics and automatic pre-set are adjusted.Even if the functional relation of the tuning voltage of oscillator and output frequency has changed, also can according to current functional relation, adjust preset voltage fast.
The present invention adopts following technical scheme:
Phase-locked loop automatic pre-set system, comprises voltage controlled oscillator, integrator, phase discriminator and programmable chip, also comprises varactor doubler, tri-frequency divider, frequency mixer, directional coupler and sampler;
Described varactor doubler comprises the first varactor doubler and the second varactor doubler;
The output of described voltage controlled oscillator connects the input of the first varactor doubler, the input of the output termination directional coupler of the first varactor doubler, the straight-through output of directional coupler connects the input of the second varactor doubler, the rf inputs of the output termination frequency mixer of the second varactor doubler, the local oscillator end of frequency mixer is connected with local oscillation signal F2, the medium frequency output end of frequency mixer connects the rf inputs of sampler, the local oscillator end of sampler is connected with local oscillation signal F1, local oscillation signal F1 connects the input of tri-frequency divider, the output of tri-frequency divider connects the reference edge of phase discriminator, the rf inputs of phase discriminator connects the medium frequency output end of sampler, the output of phase discriminator connects integrator, integrator connects the tuning end of voltage controlled oscillator through analog switch, error voltage is delivered to the tuning end of voltage controlled oscillator,
The coupling output of described directional coupler connects the rf inputs of phase demodulation integrator, the reference edge of phase demodulation integrator connects the output of tri-frequency divider, the control end of phase demodulation integrator connects programmable chip, the output of phase demodulation integrator connects the first input end of voltage comparator, the second input of voltage comparator connects comparative voltage V1, the output of voltage comparator connects programmable chip, the digital input end of the output linking number weighted-voltage D/A converter of programmable chip, digital to analog converter becomes analog voltage signal by digital signal conversion, the analog output of digital to analog converter connects the tuning end of voltage controlled oscillator, preset voltage is delivered to the tuning end of voltage controlled oscillator,
Phase-locked loop output frequency in the situation that of locking is F, F=F2+N*F1+Fref, and wherein Fref is phase demodulation reference signal, and N is integer, and the value of N is determined by preset voltage.
Further, described directional coupler is printed board microstrip line coupler.
Further, described comparative voltage V1 value is 0, and the frequency of local oscillation signal F1 is 100MHz, and the frequency of local oscillation signal F2 is 4800MHz.
Pre-setting method based on above-mentioned phase-locked loop automatic pre-set system, comprises the steps:
(1) first analog switch is disconnected, make phase-locked loop in open loop situations; By the phase demodulation frequency that phase demodulation integrator is set of programmable chip, according to tuning point frequency and reference frequency, determine the frequency dividing ratio of rf inputs and reference input; The input value of the preset digital to analog converter for the first time by programmable chip;
(2) according to the height state of Programmable Logic Controller detection voltage comparator output, determine the preset value of voltage controlled oscillator tuning point, its step is as follows:
A., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
After time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output; If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
If the height state that front and back detect for twice is identical, repeat a step, until the height state that front and back detect for twice is when different, as the input value of preset digital to analog converter for the second time, be transferred to step b;
B., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 20; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 20; As the input value of preset digital to analog converter for the third time;
C., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 10; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 10; Input value as the 4th preset digital to analog converter;
D., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 5; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 5; Input value as the 5th preset digital to analog converter;
E., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 3; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 3; Input value as the 6th preset digital to analog converter;
F., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 2; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 2; Input value as the 7th preset digital to analog converter;
G., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 1; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 1; Until the height state of voltage comparator output be height, then the height state that subtracts 1 output is low, determines that this is worth the preset value of tuning point for this reason;
(3) the retune point of adjacent high 100MHz, the value of preset digital to analog converter is that the value of a upper tuning point digital to analog converter adds 40 for the first time, repeat above-mentioned steps (1) (2), so repeat until institute is a little all tuning complete the preset tuning end of phase-locked loop.
Useful technique effect of the present invention:
It is accurately preset, time saving and energy saving that pre-setting method based on phase-locked loop automatic pre-set system can be realized phase-locked loop automatically fast by software, the efficiency while greatly improving batch production.Even more important is a bit when larger variation appears in ambient temperature, and software monitors preset value and occurs after relatively large deviation, can automatically recalibrate fast preset value, thereby guarantees that instrument can work always normally.
Accompanying drawing explanation
Fig. 1 is conventional phase locked loops system schematic.
Fig. 2 is phase-locked loop automatic pre-set system schematic disclosed by the invention.
Embodiment
2 pairs of the specific embodiment of the present invention are described further by reference to the accompanying drawings:
Phase-locked loop automatic pre-set system, comprises voltage controlled oscillator, integrator, phase discriminator and programmable chip, it is characterized in that, also comprises varactor doubler, tri-frequency divider, frequency mixer, directional coupler and sampler.Described varactor doubler comprises the first varactor doubler and the second varactor doubler.
The output of described voltage controlled oscillator connects the input of the first varactor doubler, the input of the output termination directional coupler of the first varactor doubler, the straight-through output of directional coupler connects the input of the second varactor doubler, the rf inputs of the output termination frequency mixer of the second varactor doubler, the local oscillator end of frequency mixer is connected with local oscillation signal F2, the medium frequency output end of frequency mixer connects the rf inputs of sampler, the local oscillator end of sampler is connected with local oscillation signal F1, local oscillation signal F1 connects the input of tri-frequency divider, the output of tri-frequency divider connects the reference edge of phase discriminator, the rf inputs of phase discriminator connects the medium frequency output end of sampler, the output of phase discriminator connects integrator, integrator connects the tuning end of voltage controlled oscillator through analog switch, error voltage is delivered to the tuning end of voltage controlled oscillator.The coupling output of described directional coupler connects the rf inputs of phase demodulation integrator, the reference edge of phase demodulation integrator connects the output of tri-frequency divider, the control end of phase demodulation integrator connects programmable chip, the output of phase demodulation integrator connects the first input end of voltage comparator, the second input of voltage comparator connects comparative voltage V1, the output of voltage comparator connects programmable chip, the digital input end of the output linking number weighted-voltage D/A converter of programmable chip, digital to analog converter becomes analog voltage signal by digital signal conversion, the analog output of digital to analog converter connects the tuning end of voltage controlled oscillator, preset voltage is delivered to the tuning end of voltage controlled oscillator, form closed-loop system.
Phase-locked loop output frequency in the situation that of locking is F, F=F2+N*F1+Fref, and wherein Fref is phase demodulation reference signal, and N is integer, and the value of N is determined by preset voltage.
Directional coupler is printed board microstrip line coupler.Comparative voltage V1 value is 0, and local frequency signal F1 is 100MHz, and sampled signal F2 is 4800MHz.The model of described voltage controlled oscillator is DCMO110250-8, the model of the first varactor doubler is HMC187MS8E, the model of the second varactor doubler is HMC189AMS8, the model of frequency mixer is SIM-153+, the model of sampler is MP7100, the model of tri-frequency divider is 74LVC163, the model of phase discriminator is 74VHC74, integrator is for take the integrating circuit that AD829JR is core, the model of analog switch is DG419DY, the model of phase demodulation integrator is ADF4106BRUZ, and the model of voltage comparator is LM339, and the model of programmable logic chip is EP4CE55F23C8N.The model of digital to analog converter is AD7945BRS, is the digital to analog converter of 12, digital port input range: 0-4095.
Pre-setting method based on realizing phase-locked loop automatic pre-set system, when larger variation appears in ambient temperature, software monitors preset value and occurs after relatively large deviation, carries out following steps:
(1) first analog switch is disconnected, make phase-locked loop in open loop situations; By the phase demodulation frequency that phase demodulation integrator is set of programmable chip, according to tuning point frequency and reference frequency, determine the frequency dividing ratio of rf inputs and reference input.The minimum working frequency points 5000MHz of described sampling ring of take is example, first programmable logic chip is controlled phase demodulation integrator and is made it the frequency that phase demodulation frequency is 1/3rd F1, the setting of divider of rf inputs is that 5000MHz is divided by phase demodulation frequency, the setting of divider of reference input be reference input frequency divided by phase demodulation frequency, the input value of the preset digital to analog converter for the first time by programmable chip is 100;
(2) according to the height state of Programmable Logic Controller detection voltage comparator output, determine the preset value of voltage controlled oscillator tuning point, its step is as follows:
A., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
After time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output; If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
If the height state that front and back detect for twice is identical, repeat a step, until the height state that front and back detect for twice is when different, as the input value of preset digital to analog converter for the second time, be transferred to step b;
B., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 20; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 20; As the input value of preset digital to analog converter for the third time;
C., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 10; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 10; Input value as the 4th preset digital to analog converter;
D., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 5; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 5; Input value as the 5th preset digital to analog converter;
E., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 3; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 3; Input value as the 6th preset digital to analog converter;
F., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 2; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 2; Input value as the 7th preset digital to analog converter;
G., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 1; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 1; Until the height state of voltage comparator output be height, then the height state that subtracts 1 output is low, determines that this is worth the preset value of tuning point for this reason;
(3) the retune point of adjacent high 100MHz, the value of preset digital to analog converter is that the value of a upper tuning point digital to analog converter adds 40 for the first time, repeats above-mentioned steps (1) (2).
In initialization process, add depreciation and be followed successively by 40,20,10,5,3,2,1, until certain is once " height ", subtract " 1 " again and just become afterwards " low ", select current value for the value of the preset digital to analog converter in this tuning point, recording this, to be worth this point tuning complete.The retune point of adjacent high 100MHz, the value of preset digital to analog converter is that the value of a upper tuning point digital to analog converter adds 40 for the first time, later tuning methods is as the same in first point, so repeat until a little all tuning complete.
Certainly; more than explanation is only preferred embodiment of the present invention; the present invention is not limited to enumerate above-described embodiment; should be noted that; any those of ordinary skill in the art are under the guidance of this specification; that makes is allly equal to alternative, obvious variant, within all dropping on the essential scope of this specification, ought to be subject to protection of the present invention.
Claims (4)
1. phase-locked loop automatic pre-set system, comprises voltage controlled oscillator, integrator, phase discriminator and programmable chip, it is characterized in that, also comprises varactor doubler, tri-frequency divider, frequency mixer, directional coupler and sampler;
Described varactor doubler comprises the first varactor doubler and the second varactor doubler;
The output of described voltage controlled oscillator connects the input of the first varactor doubler, the input of the output termination directional coupler of the first varactor doubler, the straight-through output of directional coupler connects the input of the second varactor doubler, the rf inputs of the output termination frequency mixer of the second varactor doubler, the local oscillator end of frequency mixer is connected with local oscillation signal F2, the medium frequency output end of frequency mixer connects the rf inputs of sampler, the local oscillator end of sampler is connected with local oscillation signal F1, local oscillation signal F1 connects the input of tri-frequency divider, the output of tri-frequency divider connects the reference edge of phase discriminator, the rf inputs of phase discriminator connects the medium frequency output end of sampler, the output of phase discriminator connects integrator, integrator connects the tuning end of voltage controlled oscillator through analog switch, error voltage is delivered to the tuning end of voltage controlled oscillator,
The coupling output of described directional coupler connects the rf inputs of phase demodulation integrator, the reference edge of phase demodulation integrator connects the output of tri-frequency divider, the control end of phase demodulation integrator connects programmable chip, the output of phase demodulation integrator connects the first input end of voltage comparator, the second input of voltage comparator connects comparative voltage V1, the output of voltage comparator connects programmable chip, the digital input end of the output linking number weighted-voltage D/A converter of programmable chip, digital to analog converter becomes analog voltage signal by digital signal conversion, the analog output of digital to analog converter connects the tuning end of voltage controlled oscillator, preset voltage is delivered to the tuning end of voltage controlled oscillator,
Phase-locked loop output frequency in the situation that of locking is F, F=F2+N*F1+Fref, and wherein Fref is phase demodulation reference signal, and N is integer, and the value of N is determined by preset voltage.
2. phase-locked loop automatic pre-set system according to claim 1, is characterized in that, described directional coupler is printed board microstrip line coupler.
3. phase-locked loop automatic pre-set system according to claim 2, is characterized in that, described comparative voltage V1 value is 0, and the frequency of local oscillation signal F1 is 100MHz, and the frequency of local oscillation signal F2 is 4800MHz.
4. the pre-setting method of phase-locked loop automatic pre-set system according to claim 3, is characterized in that, comprises the steps:
(1) first analog switch is disconnected, make phase-locked loop in open loop situations; By the phase demodulation frequency that phase demodulation integrator is set of programmable chip, according to tuning point frequency and reference frequency, determine the frequency dividing ratio of rf inputs and reference input; The input value of the preset digital to analog converter for the first time by programmable chip;
(2) according to the height state of Programmable Logic Controller detection voltage comparator output, determine the preset value of voltage controlled oscillator tuning point, its step is as follows:
A., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
After time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output; If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 40; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 40;
If the height state that front and back detect for twice is identical, repeat a step, until the height state that front and back detect for twice is when different, as the input value of preset digital to analog converter for the second time, be transferred to step b;
B., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 20; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 20; As the input value of preset digital to analog converter for the third time;
C., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 10; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 10; Input value as the 4th preset digital to analog converter;
D., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 5; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 5; Input value as the 5th preset digital to analog converter;
E., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 3; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 3; Input value as the 6th preset digital to analog converter;
F., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 2; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 2; Input value as the 7th preset digital to analog converter;
G., after time delay is waited for one millisecond, Programmable Logic Controller detects the height state of voltage comparator output;
If the height state of output is low, on the basis of the input value of preset digital to analog converter, add 1; If the height state of output be height, on the basis of the input value of preset digital to analog converter, subtract 1; Until the height state of voltage comparator output be height, then the height state that subtracts 1 output is low, determines that this is worth the preset value of tuning point for this reason;
(3) the retune point of adjacent high 100MHz, the value of preset digital to analog converter is that the value of a upper tuning point digital to analog converter adds 40 for the first time, repeat above-mentioned steps (1) (2), so repeat until institute is a little all tuning complete the preset tuning end of phase-locked loop.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410222688.8A CN104022738B (en) | 2014-05-23 | 2014-05-23 | Phaselocked loop automatic pre-set system and pre-setting method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410222688.8A CN104022738B (en) | 2014-05-23 | 2014-05-23 | Phaselocked loop automatic pre-set system and pre-setting method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN104022738A true CN104022738A (en) | 2014-09-03 |
| CN104022738B CN104022738B (en) | 2016-11-23 |
Family
ID=51439347
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410222688.8A Active CN104022738B (en) | 2014-05-23 | 2014-05-23 | Phaselocked loop automatic pre-set system and pre-setting method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN104022738B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109787562A (en) * | 2019-01-10 | 2019-05-21 | 青岛海洋科学与技术国家实验室发展中心 | Ultra wide band millimeter wave frequency-variable module and component |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6882680B1 (en) * | 2000-06-09 | 2005-04-19 | Umbrella Capital, Llc | Quadrature phase modulation receiver for spread spectrum communications system |
| CN1983818A (en) * | 2005-12-12 | 2007-06-20 | 络达科技股份有限公司 | Frequency tuning method for phase lock loop |
| CN101951259A (en) * | 2010-08-26 | 2011-01-19 | 上海南麟电子有限公司 | Phase-locked loop and automatic frequency calibration circuit thereof and phase-locked loop self-tuning locking method |
| CN102223147A (en) * | 2011-04-01 | 2011-10-19 | 广州润芯信息技术有限公司 | On-line rapid automatic frequency calibration circuit for frequency synthesizer and method thereof |
| US8102196B1 (en) * | 2008-06-27 | 2012-01-24 | National Semiconductor Corporation | Programmable dual phase-locked loop clock signal generator and conditioner |
| CN103607200A (en) * | 2013-11-07 | 2014-02-26 | 中国电子科技集团公司第四十一研究所 | A down converter used for an electronic measuring instrument and a down conversion method |
-
2014
- 2014-05-23 CN CN201410222688.8A patent/CN104022738B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6882680B1 (en) * | 2000-06-09 | 2005-04-19 | Umbrella Capital, Llc | Quadrature phase modulation receiver for spread spectrum communications system |
| CN1983818A (en) * | 2005-12-12 | 2007-06-20 | 络达科技股份有限公司 | Frequency tuning method for phase lock loop |
| US8102196B1 (en) * | 2008-06-27 | 2012-01-24 | National Semiconductor Corporation | Programmable dual phase-locked loop clock signal generator and conditioner |
| CN101951259A (en) * | 2010-08-26 | 2011-01-19 | 上海南麟电子有限公司 | Phase-locked loop and automatic frequency calibration circuit thereof and phase-locked loop self-tuning locking method |
| CN102223147A (en) * | 2011-04-01 | 2011-10-19 | 广州润芯信息技术有限公司 | On-line rapid automatic frequency calibration circuit for frequency synthesizer and method thereof |
| CN103607200A (en) * | 2013-11-07 | 2014-02-26 | 中国电子科技集团公司第四十一研究所 | A down converter used for an electronic measuring instrument and a down conversion method |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109787562A (en) * | 2019-01-10 | 2019-05-21 | 青岛海洋科学与技术国家实验室发展中心 | Ultra wide band millimeter wave frequency-variable module and component |
Also Published As
| Publication number | Publication date |
|---|---|
| CN104022738B (en) | 2016-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101958710B (en) | Phase-locked loop circuit and communication apparatus | |
| CN101257304B (en) | Method for tuning gross adjustment loop circuit of double-loop circuit frequency synthesizer | |
| EP3182592B1 (en) | Digital fractional frequency phase-locked loop control method and phase-locked loop | |
| CN104135285B (en) | Frequency calibration circuit and method thereof | |
| CN204669344U (en) | A kind of phase-locked loop frequency prewired circuit | |
| CN103346790B (en) | A kind of frequency synthesizer of quick lock in | |
| CN102377709B (en) | Low rate, direct conversion FSK radio-frequency signal receiver | |
| CN102075201A (en) | Receiver including an LCD tank filter and method thereof | |
| CN104038215A (en) | Automatic frequency calibration circuit for sigma-delta fractional frequency synthesizer | |
| CN109450441B (en) | Lock detection circuit and phase-locked loop formed by same | |
| US7714669B2 (en) | Phase alignment circuit for a TDC in a DPLL | |
| CN104601170A (en) | Fast phase locked loop circuit | |
| CN108923782A (en) | A kind of all-digital phase-locked loop and its quick phase-lock technique | |
| EP2797235B1 (en) | Phase-locked loop device with managed transition to random noise operation mode | |
| US20160336944A1 (en) | Phase locked loop circuit and method of frequency adjustment of injection locked frequency divider | |
| CN103236841A (en) | Switching type phase frequency detector based on periodic comparison and digital phase-locked loop | |
| CN102480300B (en) | Radio communication apparatus | |
| CN204272083U (en) | A kind of ultrashort wave frequency hopping station frequency synthesizer | |
| CN103795408A (en) | Bitwidth reduction in loop filters used for digital PLL | |
| CN101567689B (en) | Phase-locked loop based on equivalent phase demodulation frequency | |
| CN101350620B (en) | Digital phase discriminator | |
| CN104022738A (en) | Phase-locked loop automatic presetting system and presetting method thereof | |
| CN201571017U (en) | Dislocation locking prevention mixing circuit of mixing phase-locked loop | |
| CN101826869B (en) | Phaselocked loop circuit comprising double current source charge pump and double comparator reset circuit | |
| CN105897256A (en) | Structure and method for realizing quick locking of phase-locked loop |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190228 Address after: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee after: China Electronics Technology Instrument and Meter Co., Ltd. Address before: 266555 No. 98 Xiangjiang Road, Qingdao economic and Technological Development Zone, Shandong Patentee before: The 41st Institute of CETC |
|
| TR01 | Transfer of patent right | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee after: CLP kesiyi Technology Co.,Ltd. Address before: 266555 Xiangjiang 98, Huangdao District, Qingdao City, Shandong Province Patentee before: CHINA ELECTRONIC TECHNOLOGY INSTRUMENTS Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |