CN103872932A - Grid-side PWM (pulse width modulation) rectifier - Google Patents
Grid-side PWM (pulse width modulation) rectifier Download PDFInfo
- Publication number
- CN103872932A CN103872932A CN201210545485.3A CN201210545485A CN103872932A CN 103872932 A CN103872932 A CN 103872932A CN 201210545485 A CN201210545485 A CN 201210545485A CN 103872932 A CN103872932 A CN 103872932A
- Authority
- CN
- China
- Prior art keywords
- phase
- triode
- superimposer
- value
- sequence
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Rectifiers (AREA)
Abstract
The invention provides a grid-side PWM (pulse width modulation) rectifier. The grid-side PWM rectifier comprises a three-phase half-bridge type rectifier and a controller, wherein the three-phase half-bridge type rectifier comprises three bridge type circuits; each bridge type circuit comprises a first triode and a second triode; collectors of the first triodes of the three bridge type circuits are mutually connected, and emitters of the second triodes of the three bridge type circuits are mutually connected; the input end of the controller is connected with a three-phase power grid and is connected with a collector connection point of the first triodes of the three bridge type circuits and an emitter connection point of the second triodes of the three bridge type circuits, and the output end of the controller is connected with bases of the first triodes and the second triodes; control voltage signals are obtained according to a sampling value of the three-phase power grid and a preset voltage value, and are conveyed to the bases of the first triodes and the second triodes. According to the grid-side PWM rectifier provided by the invention, the voltage signals of the bases of the triodes in the three-phase half-bridge type rectifier are controlled by the aid of the controller to enable the grid-side PWM rectifier to be applied to a state of voltage unbalance of the three-phase power grid.
Description
Technical field
The present invention relates to wind generating technology, relate in particular to a kind of net side PWM rectifier.
Background technology
Pulse width modulation (Pulse Width Modulation, hereinafter to be referred as: PWM) rectifier is owing to having the unity power factor that can control rectification circuit, effectively suppress harmonic wave and realize the characteristic of energy in bidirectional flow, be therefore often applied in wind generator system.
The double-fed wind-driven power generation frequency converter that in existing wind generator system, conventional double-fed wind-driven power generation system adopts is bi-directional frequency converter back-to-back, it is mainly made up of parts such as net side PWM rectifier and pusher side PWM rectifiers, existing net side PWM rectifier is applicable to the state of the three phase network balance of voltage, but because having determined its electric network state, some features of electrical network self and additional facilities thereof can often there is unbalance response, in the time of three phase network Voltage unbalance, existing net side PWM rectifier is formed to larger impact, thereby have influence on the normal of whole wind power generation plant, stable operation.
Summary of the invention
The invention provides a kind of net side PWM rectifier, for solving defect of the prior art, make this net side PWM rectifier can be applicable to the state of three phase network Voltage unbalance.
The invention provides a kind of net side PWM rectifier, comprising: three phase half controlled bridge recti and controller;
Described three phase half controlled bridge recti comprises three bridge circuits, each described bridge circuit comprises first triode and second triode, the emitter of described the first triode connects the collector electrode of described the second triode and connects the phase in three phase network, the collector electrode of the first triode of described three bridge circuits is connected to each other, the emitter of the second triode of described three bridge circuits is connected to each other, and is connected first diode between the emitter of each described the first triode and described the second triode and collector electrode;
The input of described controller connects described three phase network, and connect the collector electrode tie point of the first triode of described three bridge circuits and the emitter tie point of the second triode of described three bridge circuits, output connects the base stage of described the first triode and described the second triode, according to the three-phase voltage sampled value of described three phase network, the three-phase current sampled value of described three phase network, voltage sample value between the collector electrode tie point of the first triode of described three bridge circuits and the emitter tie point of the second triode and default magnitude of voltage, carry out the adjusting of positive-negative sequence rotational coordinates, obtain the base stage that controls voltage signal and flow to described the first triode and described the second triode.
A kind of net side PWM rectifier provided by the invention, by the voltage signal of transistor base in controller control three phase half controlled bridge recti, makes this net side PWM rectifier can be applicable to the state of three phase network Voltage unbalance.
Accompanying drawing explanation
Fig. 1 is the structural representation of the net side PWM rectifier of the embodiment of the present invention one;
Fig. 2 is the electrical block diagram of three phase half controlled bridge recti 11 in the net side PWM rectifier of the embodiment of the present invention two;
Fig. 3 is the structural representation of the net side PWM rectifier of the embodiment of the present invention three;
Fig. 4 is the structural representation of the net side PWM rectifier middle controller 12 of the embodiment of the present invention four;
Fig. 5 is the structural representation of the first control unit 121 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention five;
Fig. 6 is the structural representation of the second control unit 122 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention six;
Fig. 7 is the structural representation of the 3rd control unit 123 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention seven;
Fig. 8 is the structural representation of the net side PWM rectifier middle controller 12 of the embodiment of the present invention eight;
Fig. 9 is the flow chart of the operation method of the net side PWM rectifier middle controller 12 of the embodiment of the present invention nine.
Embodiment
Fig. 1 is the structural representation of the net side PWM rectifier of the embodiment of the present invention one.As shown in Figure 1, net side PWM rectifier comprises three phase half controlled bridge recti 11 and controller 12, wherein three phase half controlled bridge recti 11 comprises three bridge circuits, each bridge circuit comprises first triode and second triode, the emitter of the first triode connects the collector electrode of the second triode and connects the phase in three phase network, the collector electrode of the first triode of three bridge circuits is connected to each other, the emitter of the second triode of three bridge circuits is connected to each other, between the emitter of each the first triode and the second triode and collector electrode, be connected first diode, the input of controller 12 connects three phase network, and connect the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode of three bridge circuits, output connects the base stage of the first triode and the second triode, according to the three-phase voltage sampled value of three phase network, the three-phase current sampled value of three phase network, voltage sample value between the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode and default magnitude of voltage, carry out the adjusting of positive-negative sequence rotational coordinates, obtain and control voltage signal and flow to the first triode and the base stage of the second triode.
Adopt the technical scheme of the present embodiment, can control by controller 12 voltage signal of transistor base in three phase half controlled bridge recti 11, make this net side PWM rectifier can be applicable to the state of three phase network Voltage unbalance.
Fig. 2 is the electrical block diagram of three phase half controlled bridge recti 11 in the net side PWM rectifier of the embodiment of the present invention two.As shown in Figure 2, each bridge circuit in three phase half controlled bridge recti 11 is by two insulated gate bipolar transistors (Insulated Gate Bipolar Transistor, hereinafter to be referred as: IGBT) form upper and lower half-bridge, as shown in T1-T6 in figure, and each IGBT has connected respectively an anti-paralleled diode, three-phase bridge is connected with electrical network through Inductor Lg, and wherein, three phase network voltage is expressed as Ua, Ub and Uc.In the present embodiment, IGBT chooses rated voltage 1700V, the transistor unit of rated current 200A.Diode is chosen reverse withstand voltage 3000V, the diode element of maximum current 2000A.Inductance L g chooses the inductance element that L is 0.45mH.Resistance R g chooses the resistive element that can bear 1MJ power.In addition, the circuit of three phase half controlled bridge recti also comprises the DC link that comprises DC bus capacitor C, this capacitor C is connected between the positive and negative terminal of bus, when the rated power of double feed wind power generator is 1.5WM, line voltage is 690VAC, when frequency is 50Hz, DC bus capacitor C is designed to 5150uF.In addition, in figure, arrow represents the flow direction of bus current, R
lrepresent to be considered as the pusher side PWM rectifier of DC load.
The harmonic current of Inductor Lg energy filtering AC PWM rectifier in the present embodiment, make net side PWM rectifier there is Boost type PWM AC/DC characteristic, and can transmit reactive power to electrical network, isolation electrical network electromotive force and net side PWM rectifier AC voltage, by realizing the four quadrant running of net side PWM rectifier to the control of AC voltage.
In the present embodiment DC bus capacitor C can stable DC side voltage, the energy that AC and DC side are exchanged cushions, and suppresses DC side harmonics voltage.
Fig. 3 is the structural representation of the net side PWM rectifier of the embodiment of the present invention three.As shown in Figure 3; net side PWM rectifier comprises three phase half controlled bridge recti 11, controller 12 and DC side protective circuit; this DC side protective circuit comprises the 3rd triode, inductance, resistance and the second diode; wherein the emitter of the 3rd triode connects the collector electrode tie point of the first triode of three bridge circuits; the collector electrode of the 3rd triode connects one end of inductance and the negative pole of diode; one end of the other end contact resistance of inductance, the other end of resistance connects the emitter tie point of the positive pole of diode and the second triode of three bridge circuits.As shown in Figure 3, the input of controller 12 connects three phase network, and connect the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode of three bridge circuits, output connects the first triode, the base stage of the second triode, according to the three-phase voltage sampled value of three phase network, the three-phase current sampled value of three phase network, voltage sample value between the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode and default magnitude of voltage, carry out the adjusting of positive-negative sequence rotational coordinates, obtain and control voltage signal A and flow to the first triode and the base stage of the second triode, this control voltage signal A comprises six voltage signal A1-A6 that correspond respectively to this first triode and the second triode, to give switching signal of each triode in each control cycle, if for example control voltage signal A1 and be high level T1 be opening state, A1 be low level T1 be off state, other roughly the same, and then the operating state of control triode.In addition, another output of controller also connects the base stage of the 3rd triode, according to voltage sample value and predetermined threshold value comparison between the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode, obtain control signal B and flow to the base stage of the 3rd triode, so that in a certain control cycle, if sampled value is greater than threshold value, control signal B is high level, this DC side protective circuit work, if sampled value is less than threshold value, control signal B is low level, this DC side protective circuit is not worked, and then reach the object of controlling the operating state of this DC side protective circuit in each control cycle according to control signal B.In the present embodiment, DC side protective circuit inductance is 0.2mH, diode is withstand voltage 1200V, and resistance selection resistance is the power resistor of 0.25 ohm, predetermined threshold value is set as 1100V.
Adopt the technical scheme of the present embodiment, controller 12 sampling three-phase line voltage values, three phase network current value and DC voltage value are exported the base stage that controls voltage signal A and flow to triode in three phase half controlled bridge recti 11 after treatment, make in each control cycle electrical network positive sequence, negative sequence voltage calculates, for using trapper that positive sequence voltage and negative sequence voltage are extracted, remove positive-negative sequence both sides reciprocal influence, and negative sequence voltage is compensated, finally calculate the IGBT ground level that IGBT carrier frequency exports hardware control to, control net side controller and carry out control action, stablize busbar voltage, so that net side PWM rectifier can be applicable to the state of three phase network Voltage unbalance under the effect of controller, meanwhile, the control signal B that controller 12 is exported flows to the 3rd triode, can in the time of unbalanced source voltage, consume in time energy unnecessary in bus, reduces busbar voltage, keeps DC-side Voltage Stabilization.
Fig. 4 is the structural representation of the net side PWM rectifier middle controller 12 of the embodiment of the present invention four.Controller 12 comprises the first control unit 121, the second control unit 122 and the 3rd control unit 123.
The first control unit 121, for receiving the three-phase voltage sampled value of three phase network and the three-phase current sampled value of three phase network and carrying out the adjusting of positive-negative sequence rotational coordinates according to it, obtain positive sequence feedback current value, negative phase-sequence feedback current value, positive sequence feedback voltage value and negative phase-sequence feedback voltage value;
The second control unit 122, for receiving voltage sample value between the collector electrode tie point of the first triode and the emitter tie point of the second triode of three bridge circuits and carrying out the adjusting of positive-negative sequence rotational coordinates, the acquisition given current value of positive sequence and the given current value of negative phase-sequence according to itself and default magnitude of voltage;
The 3rd control unit 123, connect the first control unit 121 and the second control unit 122, for carrying out proportion integral control and stack according to positive sequence feedback current value, negative phase-sequence feedback current value, the given current value of positive sequence, the given current value of negative phase-sequence, positive sequence feedback voltage value and negative phase-sequence feedback voltage value, obtain target voltage values, target voltage values is carried out to pulse width modulation (PWM), obtain and control voltage signal.
Adopt the technical scheme of the present embodiment, the magnitude of voltage of the first control unit 121 sampling three-phase electrical networks and current value also obtain positive-negative sequence feedback current value and positive-negative sequence feedback voltage value after treatment, sample DC side bus voltage value obtain after treatment the given current value of positive-negative sequence of the second control unit 122, the 3rd control unit 123 obtains the acquisition value of the first control unit 121 and the second control unit 122 after treatment and controls voltage signal A, controls whereby the operating state of this triode.The technical scheme of the present embodiment, do not adding on the basis of external hardware, in each control cycle, electrical network positive sequence, negative sequence voltage are calculated, for using trapper that positive sequence voltage and negative sequence voltage are extracted, remove positive-negative sequence both sides reciprocal influence, and negative sequence voltage is compensated, finally calculate the IGBT ground level that IGBT carrier frequency exports hardware control to, control net side controller and carry out control action, stablize busbar voltage, make net side PWM rectifier under the effect of controller, can be applicable to the state of three phase network Voltage unbalance.
Fig. 5 is the structural representation of the first control unit 121 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention five.As shown in Figure 5, the first control unit 121 comprises coordinate system transformation device 1211, the first phase convertor 1212 and the first trapper 1213.
Coordinate system transformation device 1211 for receiving the three-phase voltage sampled value of three phase network and the three-phase current sampled value of three phase network and it being carried out respectively to coordinate system transformation, and is transformation results to the first phase convertor 1212 output coordinates;
The first phase convertor 1212, connection coordinate is converter 1211 and the first trapper 1213, carries out phse conversion for the coordinate system transformation result that coordinate system transformation device 1211 is exported, and exports covert result to the first trapper 1213;
The first trapper 1213, connects the first phase convertor 1212, carries out filtering operation for the covert result that the first phase convertor 1212 is exported, and obtains positive sequence feedback current value, negative phase-sequence feedback current value, positive sequence feedback voltage value and negative phase-sequence feedback voltage value.
Fig. 6 is the structural representation of the second control unit 122 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention six.As shown in Figure 6, the second control unit 122 comprises the first superimposer 1221, the first pi regulator 1222 and the second trapper 1223.
The first superimposer 1221, for receiving the voltage sample value between the collector electrode tie point of the first triode and the emitter tie point of the second triode of three bridge circuits, the negative value of default magnitude of voltage and voltage sample value is carried out superposition and exported stack result to the first pi regulator 1222;
The first pi regulator 1222, connects the first superimposer 1221 and the second trapper 1223, carries out PI adjusting for the stack result that the first superimposer 1221 is exported, and exports PI adjusting result to the second trapper 1223;
The second trapper 1223, connects the first pi regulator 1222, regulates result to carry out filtering operation for the PI that the first pi regulator 1222 is exported, and obtains the given current value of positive sequence and the given current value of negative phase-sequence.
Fig. 7 is the structural representation of the 3rd control unit 123 of the net side PWM rectifier middle controller 12 of the embodiment of the present invention seven.As shown in Figure 7, the 3rd control unit 123 comprises the second superimposer 1231, the second pi regulator 1232, the 3rd superimposer 1233, the 4th superimposer 1234, the second phase convertor 1235, the 5th superimposer 1241, the 3rd pi regulator 1242, the 6th superimposer 1243, the 7th superimposer 1244, the 3rd phase convertor 1245, the 8th superimposer 1236 and modulator 1237.
The second superimposer 1231, for receiving the given current value of positive sequence and positive sequence feedback current value, superposes to the negative value of the given current value of positive sequence and positive sequence feedback current value, and exports positive sequence stack result to the second pi regulator 1232;
The second pi regulator 1232, connect the second superimposer 1231, the 3rd superimposer 1233 and the 4th superimposer 1234, carry out PI adjusting for the positive sequence stack result that the second superimposer 1231 is exported, obtain a PI and regulate result and export to the 3rd superimposer 1233, and obtain the 2nd PI adjusting result and export to the 4th superimposer 1234;
The 3rd superimposer 1233 connects the second pi regulator 1232 and the second phase convertor 1235, for regulating the negative value of result to superpose to decoupling zero amount and a PI, obtains the first stack result and exports to the second phase convertor 1235;
The 4th superimposer 1234 connects the second pi regulator 1232 and the second phase convertor 1235, for regulating the negative value of result to superpose to decoupling zero amount and the 2nd PI, obtains the second stack result and exports to the second phase convertor 1235;
The second phase convertor 1235, connects the 3rd superimposer 1233 and the 4th superimposer 1234, for the first stack result and the second stack result are carried out to phse conversion, and exports the covert result of positive sequence to the 8th superimposer 1236;
The 5th superimposer 1241, for receiving the given current value of negative phase-sequence and negative phase-sequence feedback current value, superposes to the negative value of the given current value of negative phase-sequence and negative phase-sequence feedback current value, and exports negative phase-sequence stack result to the 3rd pi regulator 1242;
The 3rd pi regulator 1242, connect the 5th superimposer 1241, the 6th superimposer 1243 and the 7th superimposer 1244, carry out PI adjusting for the negative phase-sequence stack result that the 5th superimposer 1241 is exported, obtain the 3rd PI and regulate result and export to the 6th superimposer 1243, and obtain the 4th PI adjusting result and export to the 7th superimposer 1244;
The 6th superimposer 1243 connects the 3rd pi regulator 1242 and the 3rd phase convertor 1245, for regulating the negative value of result to superpose to decoupling zero amount and the 3rd PI, obtains the 3rd stack result and exports to the 3rd phase convertor 1245;
The 7th superimposer 1244 connects the 3rd pi regulator 1242 and the 3rd phase convertor 1245, for regulating the negative value of result to superpose to decoupling zero amount and the 4th PI, obtains the 4th stack result and exports to the 3rd phase convertor 1245;
The 3rd phase convertor 1245, connects the 6th superimposer 1243 and the 7th superimposer 1244, for the 3rd stack result and the 4th stack result are carried out to phse conversion, and exports the covert result of negative phase-sequence to the 8th superimposer 1236;
The 8th superimposer 1236, connects the second phase convertor 1235, the 3rd phase convertor 1245 and modulator 1237, and the covert result of positive sequence and the covert result of negative phase-sequence are superposeed, and obtains target voltage values and exports to modulator 1237;
In addition, shown in Fig. 7, in the 3rd control unit 123, the second superimposer 1231 connects shown in above-mentioned Fig. 5 in the first control unit 121 shown in the first trapper 1213 and Fig. 6 the second trapper 1223 in the second control unit 122, for positive sequence feedback current value, positive sequence feedback voltage value that the first trapper 1213 is obtained, the given current value of positive sequence that the second trapper 1223 obtains carries out computing; Shown in Fig. 7, in the 3rd control unit 123, the 5th superimposer 1241 connects shown in above-mentioned Fig. 5 in the first control unit 121 shown in the first trapper 1213 and Fig. 6 the second trapper 1223 in the second control unit 122, for negative phase-sequence feedback current value, negative phase-sequence feedback voltage value that the first trapper 1213 is obtained, the given current value of negative phase-sequence that the second trapper 1223 obtains carries out computing.
Fig. 8 is the structural representation of the net side PWM rectifier middle controller 12 of the embodiment of the present invention eight; .As shown in Figure 8, u in figure
gabcthe general designation that represents the three-phase voltage value of line voltage value in three phase static coordinate system (a, b, c), it is respectively u
ga, u
gband u
gc, i
gabcthe general designation that represents the three-phase electricity flow valuve of power network current value in three phase static coordinate system (a, b, c), it is respectively i
ga, i
gband i
gc, u
g α βrepresent that three-phase voltage value transform is the general designation of the two-phase magnitude of voltage in two-phase rest frame (α, β), it is respectively u
g αand u
g β, i
g α βrepresent that three-phase current value transform is the general designation of the two phase electricity flow valuve in two-phase rest frame (α, β), it is respectively i
g αand i
g β, the above-mentioned conversion process that is tied to two-phase rest frame from three phase static coordinate is called Clark conversion, i
gdqrepresent two-phase current value transform in rest frame (α, the β) general designation to the current value in rotating coordinate system (d, q), it is respectively i
gdand i
gq, the above-mentioned conversion process that is tied to rotating coordinate system from static coordinate is called Park conversion, thereby
represent the general designation of the positive sequence feedback current value in rotating coordinate system (d, q),
represent the general designation of the negative phase-sequence feedback current value in rotating coordinate system (d, q),
represent respectively positive sequence feedback voltage value and negative phase-sequence feedback voltage value in rotating coordinate system (d, q), u
dcrepresent DC side bus voltage value,
represent predeterminated voltage value,
represent the given current value of positive sequence in rotating coordinate system (d, q),
represent the given current value of negative phase-sequence in rotating coordinate system (d, q),
represent the initial positive-negative sequence magnitude of voltage of PWM rectifier,
represent decoupling zero amount, wherein R
g, L
gbe respectively total impedance and the total inductance value of net side filter, ω
1for the line voltage angular velocity of rotation of phase-locked loop output.
for positive-negative sequence current feedback quantity,
for carrying out the resistance drop of feedforward compensation,
for positive and negative order grid disturbances item,
represent that the initial positive-negative sequence magnitude of voltage of PWM rectifier adds the final PWM rectifier voltage set-point obtaining after each self-corresponding decoupling zero amount.
Fig. 9 is the flow chart of the operation method of the net side PWM rectifier middle controller 12 of the embodiment of the present invention nine.As shown in Figure 9, the method comprises:
In this step, the input of controller 12 connects three phase network, and then the three-phase voltage value u of this electrical network of sampling
gabcwith three-phase electricity flow valuve i
gabc, in addition, the input of controller 12 also connects the collector electrode tie point of the first triode of three bridge circuits and the emitter tie point of the second triode of three bridge circuits, and then this electrical network main flow side bus magnitude of voltage u that samples
dc.
In this step, on the one hand, the electrical network three-phase voltage value u that controller 12 is sampled
gabcwith three-phase electricity flow valuve i
gabcby phase-locked loop (Phase-Locked Loop; Hereinafter to be referred as: PLL) obtain ω
1and θ
1wherein PLL is existing device, can be by the running parameter of Simulation Model and then acquisition PLL, then realize the locking of electric network information by parameter adjustment, for example, after magnitude of voltage being carried out to vector, reactive voltage value is less than a certain set point, think and realized phase-lockedly, phase-locked rear PLL obtains the ω under this phase locked state according to the electrical network three-phase voltage value of this running parameter and sampling and three-phase electricity flow valuve
1and θ
1value, meanwhile, three-phase voltage value u
gabcwith three-phase electricity flow valuve i
gabccarry out converting the magnitude of voltage u under two-phase rest frame to after Clarke (Clark) conversion
g α βcurrent value i
g α β, be two-phase magnitude of voltage u by 3/2 converter by three-phase voltage current value transform
g α βwith two phase electricity flow valuve i
g α β, this two phase electricity piezoelectricity flow valuve is transformed to the magnitude of voltage u under two-phase rotating coordinate system again after Parker (Park) conversion
gdqwith current value i
gdq, pass through e
-j θ 1and e
j θ 1phase convertor is two-phase positive-negative sequence electric current and voltage value by two phase electricity current voltage value transform, and important parameter when above-mentioned computing is e
-j θ 1and e
j θ 1if select parameter e
-j θ 1obtain positive sequence voltage value
with forward-order current value
relative, if select parameter e
j θ 1obtain the magnitude of voltage of negative phase-sequence
with negative-sequence current value
the trapper that positive sequence in trapper and the filtering negative sequence voltage current value disturbing by the negative phase-sequence in filtering positive sequence voltage current value respectively through the positive-negative sequence electric current and voltage value after phase convertor is disturbed carries out filtering, obtains positive-negative sequence feedback current
with positive-negative sequence feedback voltage
Trapper in the present embodiment is infinite impulse response digital filter, is very suitable for wish and eliminates the occasion that the arrowband of characteristic frequency disturbs and don't other frequencies generations are decayed.The of ac of two times of mains frequencies and the of ac of two times of mains frequencies that positive sequence component produces in negative phase-sequence coordinate system that this trapper can filtering negative sequence component produces in positive-sequence coordinate system, obtain direct current fundamental frequency (mains frequency) amount in positive and negative order coordinate system.Implementation method is to calculate the coefficient of LINEAR DIFFERENCE EQUATION WITH CONSTANT COEFFICIENTS according to target frequency and the sample frequency of wanting filtering, then carries out digitlization calculating.This LINEAR DIFFERENCE EQUATION WITH CONSTANT COEFFICIENTS is:
Wherein x (n), y (n) are input and output signal sequence, a
i, b
ifor the coefficient of LINEAR DIFFERENCE EQUATION WITH CONSTANT COEFFICIENTS, i.e. filter coefficient.In the present embodiment, due to for negative phase-sequence in filtering positive sequence voltage current value is disturbed, protected frequency is mains frequency 50Hz, and the frequency of filtering is reversion 50Hz, with respect to the interference of the reverse 100Hz of this frequency; For positive sequence in filtering negative sequence voltage current value is disturbed; protected frequency is and electrical network Vector Rotation velocity reversal's 50Hz; filtering be forward 50Hz,, with respect to the interference of the forward 100Hz of this frequency, therefore select a filter that can realize above-mentioned purpose.
On the other hand, the DC side bus voltage value u that controller 12 is sampled
dcwith predeterminated voltage
negative value carry out superposition and obtain a superposition value through superimposer, wherein, predeterminated voltage
given by master control system, after outside has been calculated by control system, pass to net side frequency converter through communication system.Then this superposition value is followed the tracks of control by pi regulator, produces active current set-point
wherein this pi regulator is existing device, can and then obtain the running parameter of this pi regulator by Simulation Model, then, after the pi regulator of this voltage superposition value by this given running parameter, obtains active current set-point
the active current set-point obtaining
with System Reactive Power current i
gdafter trapper, obtain the given current value of positive sequence
with the given current value of negative phase-sequence
wherein, this System Reactive Power current i
gdvector by electric current can obtain, and it is identical that choose and the above-mentioned trapper of trapper chosen mode.
In this step, align negative sequence component carry out independent regulation simultaneously take above-mentioned positive-negative sequence current set-point as tracking target, the two is without coupling.For positive sequence component, forward-order current set-point
with forward-order current value of feedback
negative value after superimposer superposes through the initial positive sequence voltage value of pi regulator output PWM rectifier
with
wherein this pi regulator is existing device, can and then obtain the running parameter of this pi regulator by Simulation Model, then, after the pi regulator of this forward-order current superposition value by this given running parameter, obtain initial positive sequence voltage value, then, initial positive sequence voltage value
the negative value decoupling zero amount corresponding with it
carry out superposition and obtain final PWM rectifier voltage set-point
initial positive sequence voltage value
the negative value decoupling zero amount corresponding with it
carry out superposition and obtain final PWM rectifier voltage set-point
meanwhile, for negative sequence component, negative-sequence current set-point
with negative-sequence current value of feedback
negative value after superimposer superposes through the original negative sequence voltage value of pi regulator output PWM rectifier
with
wherein this pi regulator is existing device, can and then obtain the running parameter of this pi regulator by Simulation Model, then, after the pi regulator of this negative-sequence current superposition value by this given running parameter, obtain original negative sequence voltage value, then, original negative sequence voltage value
the negative value decoupling zero amount corresponding with it
carry out superposition and obtain final PWM rectifier voltage set-point
original negative sequence voltage value
the negative value decoupling zero amount corresponding with it
carry out superposition and obtain final PWM rectifier voltage set-point
finally, above-mentioned voltage given value
with
value after ej θ 1 phase convertor and above-mentioned voltage given value
with
through e
-j θ 1after phase convertor, value is carried out superposition, obtains target voltage values.
In this step, target voltage values is through SVPWM modulation treatment, acquisition corresponds respectively to the control voltage signal A1-A6 of six IGBT, this control voltage signal is delivered to respectively the base stage of six IGBT in three phase half controlled bridge recti, IGBT opens according to control signal and turn-offs action, for example in the time that control signal A1 is high level, T1 is open-minded, and when A1 is low level, T1 turn-offs, and other IGBT roughly the same.
Adopt the technical scheme of the present embodiment; by the control algolithm in controller; the impact of electrical network on PWM rectifier while removing unbalanced source voltage; by the use of trapper; the two frequency multiplication negative-sequence current component that when elimination line voltage comprises negative sequence component, double-fed wind power generator produces to electrical network; the impact of the harmonic component that the negative sequence voltage of filtering simultaneously produces to PWM rectifier; protection to rectifier power electronic device while realizing unbalanced source voltage, and use trapper to solve the problem that positive and negative sequence voltage is difficult to control simultaneously when unbalanced source voltage.
One of ordinary skill in the art will appreciate that: all or part of step that realizes above-mentioned each embodiment of the method can complete by the relevant hardware of program command.Aforesaid program can be stored in a computer read/write memory medium.This program, in the time carrying out, is carried out the step that comprises above-mentioned each embodiment of the method; And aforesaid storage medium comprises: various media that can be program code stored such as ROM, RAM, magnetic disc or CDs.
Finally it should be noted that: above each embodiment, only in order to technical scheme of the present invention to be described, is not intended to limit; Although the present invention is had been described in detail with reference to aforementioned each embodiment, those of ordinary skill in the art is to be understood that: its technical scheme that still can record aforementioned each embodiment is modified, or some or all of technical characterictic is wherein equal to replacement; And these modifications or replacement do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.
Claims (6)
1. a net side pulse width modulation (PWM) rectifier, is characterized in that, comprising: three phase half controlled bridge recti and controller;
Described three phase half controlled bridge recti comprises three bridge circuits, each described bridge circuit comprises first triode and second triode, the emitter of described the first triode connects the collector electrode of described the second triode and connects the phase in three phase network, the collector electrode of the first triode of described three bridge circuits is connected to each other, the emitter of the second triode of described three bridge circuits is connected to each other, and is connected first diode between the emitter of each described the first triode and described the second triode and collector electrode;
The input of described controller connects described three phase network, and connect the collector electrode tie point of the first triode of described three bridge circuits and the emitter tie point of the second triode of described three bridge circuits, output connects the base stage of described the first triode and described the second triode, according to the three-phase voltage sampled value of described three phase network, the three-phase current sampled value of described three phase network, voltage sample value between the collector electrode tie point of the first triode of described three bridge circuits and the emitter tie point of the second triode and default magnitude of voltage, carry out the adjusting of positive-negative sequence rotational coordinates, obtain the base stage that controls voltage signal and flow to described the first triode and described the second triode.
2. net side PWM rectifier according to claim 1, is characterized in that, described controller comprises:
The first control unit, for receiving the three-phase voltage sampled value of described three phase network and the three-phase current sampled value of described three phase network and carrying out the adjusting of positive-negative sequence rotational coordinates according to it, obtain positive sequence feedback current value, negative phase-sequence feedback current value, positive sequence feedback voltage value and negative phase-sequence feedback voltage value;
The second control unit, for receiving voltage sample value between the collector electrode tie point of the first triode and the emitter tie point of the second triode of described three bridge circuits and carrying out the adjusting of positive-negative sequence component, the acquisition given current value of positive sequence and the given current value of negative phase-sequence according to itself and default magnitude of voltage;
The 3rd control unit, connect described the first control unit and described the second control unit, for carrying out proportion integral control and stack according to described positive sequence feedback current value, described negative phase-sequence feedback current value, the given current value of positive sequence, the given current value of negative phase-sequence, positive sequence feedback voltage value and negative phase-sequence feedback voltage value, obtain target voltage values, described target voltage values is carried out to space vector pulse width modulation, obtain described control voltage signal.
3. net side PWM rectifier according to claim 2, is characterized in that, described the first control unit comprises:
Coordinate system transformation device for receiving the three-phase voltage sampled value of described three phase network and the three-phase current sampled value of described three phase network and it being carried out respectively to coordinate system transformation, and is transformation results to the first phase convertor output coordinate;
Described the first phase convertor, connects described coordinate system transformation device and the first trapper, for the coordinate system transformation result of described coordinate system transformation device output is carried out to phse conversion, and exports covert result to described the first trapper;
Described the first trapper, connects described the first phase convertor, for the covert result of described the first phase convertor output is carried out to filtering operation, obtains described positive sequence feedback current value, negative phase-sequence feedback current value, positive sequence feedback voltage value and negative phase-sequence feedback voltage value.
4. net side PWM rectifier according to claim 3, is characterized in that, described the second control unit comprises:
The first superimposer, for receiving the voltage sample value between the collector electrode tie point of the first triode and the emitter tie point of the second triode of described three bridge circuits, the negative value of default magnitude of voltage and described voltage sample value is carried out superposition and exported stack result to the first pi regulator;
Described the first pi regulator, connects described the first superimposer and the second trapper, for the stack result of described the first superimposer output is carried out to PI adjusting, and regulates result to described the second trapper output PI;
Described the second trapper, connects described the first pi regulator, for regulating result to carry out filtering operation to the PI of described the first pi regulator output, obtains the given current value of described positive sequence and the given current value of negative phase-sequence.
5. net side PWM rectifier according to claim 4, is characterized in that, described the 3rd control unit comprises:
The second superimposer, for receiving the given current value of described positive sequence and described positive sequence feedback current value, superposes to the negative value of the given current value of described positive sequence and described positive sequence feedback current value, and to the second pi regulator output positive sequence stack result;
The second pi regulator, connect described the second superimposer, the 3rd superimposer and the 4th superimposer, for the positive sequence stack result of described the second superimposer output is carried out to PI adjusting, obtain a PI and regulate result and export to described the 3rd superimposer, and obtain the 2nd PI adjusting result and export to described the 4th superimposer;
Described the 3rd superimposer connects the second pi regulator and the second phase convertor, for regulating the negative value of result to superpose to decoupling zero amount and a described PI, obtains the first stack result and exports to described the second phase convertor;
Described the 4th superimposer connects the second pi regulator and described the second phase convertor, for regulating the negative value of result to superpose to decoupling zero amount and described the 2nd PI, obtains the second stack result and exports to described the second phase convertor;
Described the second phase convertor, connects described the 3rd superimposer and described the 4th superimposer, for described the first stack result and described the second stack result are carried out to phse conversion, and to the covert result of the 8th superimposer output positive sequence;
The 5th superimposer, for receiving the given current value of described negative phase-sequence and described negative phase-sequence feedback current value, superposes to the negative value of the given current value of described negative phase-sequence and described negative phase-sequence feedback current value, and to the 3rd pi regulator output negative phase-sequence stack result;
The 3rd pi regulator, connect described the 5th superimposer, the 6th superimposer and the 7th superimposer, for the negative phase-sequence stack result of described the 5th superimposer output is carried out to PI adjusting, obtain the 3rd PI and regulate result and export to described the 6th superimposer, and obtain the 4th PI adjusting result and export to described the 7th superimposer;
Described the 6th superimposer connects the 3rd pi regulator and the 3rd phase convertor, for regulating the negative value of result to superpose to decoupling zero amount and described the 3rd PI, obtains the 3rd stack result and exports to described the 3rd phase convertor;
Described the 7th superimposer connects the 3rd pi regulator and described the 3rd phase convertor, for regulating the negative value of result to superpose to decoupling zero amount and described the 4th PI, obtains the 4th stack result and exports to described the 3rd phase convertor;
Described the 3rd phase convertor, connects described the 6th superimposer and described the 7th superimposer, for described the 3rd stack result and described the 4th stack result are carried out to phse conversion, and to the covert result of described the 8th superimposer output negative phase-sequence;
Described the 8th superimposer, connects described the second phase convertor, described the 3rd phase convertor and modulator, and the covert result of described positive sequence and the covert result of described negative phase-sequence are superposeed, and obtains described target voltage values and exports to described modulator;
Described modulator, connect the base stage of described the 8th superimposer and described the first triode and described the second triode, for the target voltage values of the 8th superimposer output is carried out to space vector pulse width modulation, obtain described control voltage signal and flow to the base stage of described the first triode and described the second triode.
6. according to the net side PWM rectifier described in any one in claim 1-5, it is characterized in that, also comprise: the 3rd triode, inductance, resistance and the second diode;
The emitter of described the 3rd triode connects the collector electrode tie point of the first triode of described three bridge circuits, the collector electrode of described the 3rd triode connects one end of described inductance and the negative pole of described diode, the other end of described inductance connects one end of described resistance, and the other end of described resistance connects the emitter tie point of the positive pole of described diode and the second triode of described three bridge circuits;
The base stage of described the 3rd triode connects described controller also for judging whether the voltage sample value between the collector electrode tie point of the first triode and the emitter tie point of the second triode of described three bridge circuits exceedes predetermined threshold value, if, send cut-off control signal to the base stage of described the 3rd triode, otherwise, send conducting control signal to the base stage of described the 3rd triode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210545485.3A CN103872932B (en) | 2012-12-14 | 2012-12-14 | Net side PWM rectifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210545485.3A CN103872932B (en) | 2012-12-14 | 2012-12-14 | Net side PWM rectifier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103872932A true CN103872932A (en) | 2014-06-18 |
| CN103872932B CN103872932B (en) | 2017-04-05 |
Family
ID=50911137
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210545485.3A Active CN103872932B (en) | 2012-12-14 | 2012-12-14 | Net side PWM rectifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103872932B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104184357A (en) * | 2014-09-12 | 2014-12-03 | 奇瑞汽车股份有限公司 | Storage battery charging and discharging control system and method |
| CN106208635A (en) * | 2016-07-20 | 2016-12-07 | 深圳市禾望电气股份有限公司 | Changer parallel control system and method |
| CN104184357B (en) * | 2014-09-12 | 2017-01-04 | 奇瑞新能源汽车技术有限公司 | A kind of storage battery charge-discharge control system and method |
| CN107104451A (en) * | 2017-05-03 | 2017-08-29 | 云南电网有限责任公司红河供电局 | A kind of uneven suppressing method of distributed power generation current transformer |
| CN107831364A (en) * | 2017-11-15 | 2018-03-23 | 哈尔滨理工大学 | A kind of electric energy harmonic detecting method |
| CN111371195A (en) * | 2020-03-17 | 2020-07-03 | 江苏方天电力技术有限公司 | Power conversion circuit for LCC-S wireless power transmission system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10136674A (en) * | 1996-10-29 | 1998-05-22 | Matsushita Electric Ind Co Ltd | Power circuit of motor control apparatus |
| US8035536B2 (en) * | 2007-11-08 | 2011-10-11 | Delta Electronics, Inc. | Digitally controlled three-phase PFC rectifier |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203233325U (en) * | 2012-12-14 | 2013-10-09 | 华锐风电科技(集团)股份有限公司 | Grid side PWM rectifier |
-
2012
- 2012-12-14 CN CN201210545485.3A patent/CN103872932B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10136674A (en) * | 1996-10-29 | 1998-05-22 | Matsushita Electric Ind Co Ltd | Power circuit of motor control apparatus |
| US8035536B2 (en) * | 2007-11-08 | 2011-10-11 | Delta Electronics, Inc. | Digitally controlled three-phase PFC rectifier |
Non-Patent Citations (1)
| Title |
|---|
| 宁显斌: "三相电网不平衡的PWM整流器研究", 《中国优秀硕士学位论文全文数据库工程科技II辑》, no. 02, 15 February 2011 (2011-02-15), pages 042 - 40 * |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104184357A (en) * | 2014-09-12 | 2014-12-03 | 奇瑞汽车股份有限公司 | Storage battery charging and discharging control system and method |
| CN104184357B (en) * | 2014-09-12 | 2017-01-04 | 奇瑞新能源汽车技术有限公司 | A kind of storage battery charge-discharge control system and method |
| CN106208635A (en) * | 2016-07-20 | 2016-12-07 | 深圳市禾望电气股份有限公司 | Changer parallel control system and method |
| CN107104451A (en) * | 2017-05-03 | 2017-08-29 | 云南电网有限责任公司红河供电局 | A kind of uneven suppressing method of distributed power generation current transformer |
| CN107104451B (en) * | 2017-05-03 | 2019-10-15 | 云南电网有限责任公司红河供电局 | A kind of distributed power generation current transformer imbalance suppressing method |
| CN107831364A (en) * | 2017-11-15 | 2018-03-23 | 哈尔滨理工大学 | A kind of electric energy harmonic detecting method |
| CN111371195A (en) * | 2020-03-17 | 2020-07-03 | 江苏方天电力技术有限公司 | Power conversion circuit for LCC-S wireless power transmission system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103872932B (en) | 2017-04-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Singh et al. | A multifunctional grid-tied solar energy conversion system with ANF-based control approach | |
| CN108418226B (en) | Reactive compensation control method of open-winding double-inverter photovoltaic power generation system | |
| Alam et al. | VSC-HVDC system stability augmentation with bridge type fault current limiter | |
| CN107611971A (en) | For the net side inverter resonance full-order sliding mode control method of Voltage Harmonic distortion operating mode | |
| Alam et al. | Protection of inverter-based distributed generation with series dynamic braking resistor: A variable duty control approach | |
| CN103872932A (en) | Grid-side PWM (pulse width modulation) rectifier | |
| CN105514972A (en) | PSCAD modeling and simulation method for grid-connected inverter during unsymmetrical failure of power grid | |
| Zhao et al. | Injection-type hybrid active power filter in high-power grid with background harmonic voltage | |
| CN102611339A (en) | Current control method for three-phase rectifying device | |
| Sunitha et al. | Elimination of harmonics using active power filter based on DQ reference frame theory | |
| Mrčela et al. | A wind turbine two level back-to-back converter power loss study | |
| Deshpande et al. | Different modeling aspects and energy systems of unified power quality conditioner (UPQC): an overview | |
| Xiao et al. | Sliding mode SVM-DPC for grid-side converter of D-PMSG under asymmetrical faults | |
| Luo et al. | Balance Control of SOC for MMC-BESS With Power Fluctuation Suppression, PCC Voltage Regulation, and Harmonic Mitigation in Grid-Connected Wind Farm | |
| Ahmad et al. | An improved control method to suppress DC injection to the grid for grid-connected single-phase PV inverter with less harmonic distortion | |
| CN203233325U (en) | Grid side PWM rectifier | |
| CN112311004B (en) | Control method of cascaded H-bridge converter under harmonic background of power grid | |
| CN105958853A (en) | PWM gird connected inverter control method of permanent magnetism wind generator system | |
| Sun et al. | Three single-phase control of NPC three-level photovoltaic grid-connected inverter based on Quasi-PR control | |
| Han et al. | Harmonic mitigation of residential distribution system using a novel hybrid active power filter | |
| Debouza et al. | Experimental validation of a DFIG based current harmonics mitigation technique | |
| Kadri et al. | Impact of Voltage Harmonic Sequence on Power Quality based on UPQC with WEGS System. | |
| Komijani | ANFIS controller design of DFIG under distorted grid voltage situations | |
| Srita et al. | Implementation of harmonic compensation for three-phase grid-connected voltage-source converter under grid voltage distortion | |
| Naderipour et al. | Control strategy of grid-connected PV inverters in microgrid with nonlinear operating conditions |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |