CN103594432B - 一种刚柔结合板的三维封装散热结构 - Google Patents
一种刚柔结合板的三维封装散热结构 Download PDFInfo
- Publication number
- CN103594432B CN103594432B CN201310533073.2A CN201310533073A CN103594432B CN 103594432 B CN103594432 B CN 103594432B CN 201310533073 A CN201310533073 A CN 201310533073A CN 103594432 B CN103594432 B CN 103594432B
- Authority
- CN
- China
- Prior art keywords
- chip
- rigid
- bottom substrate
- rigid substrates
- radiator structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
本发明公开了一种刚柔结合板的三维封装散热结构,包括:一个柔性基板;压合在柔性基板上的一个底部基板和两个刚性基板,两个刚性基板对称分布在底部基板的两侧,两个刚性基板中挖有空腔;粘接固定在两个刚性基板背面的两个铜基;焊接在底部基板上的一个底部芯片;形成于底部芯片与底部基板之间的芯片下凸点;填充于底部芯片与底部基板之间芯片下凸点周围的底部填充胶;分别焊到或粘到两个铜基上的两个顶部芯片;将两个顶部芯片键合到刚性基板上的键合引线;塑封材料;形成于底部基板背面的BGA球;通过BGA球来固定底部基板的PCB板;以及安装于顶部的两个铜基之上的散热器。利用本发明,增加了封装体的散热路径,能够更为有效的散出热量。
Description
技术领域
本发明涉及微电子三维***级封装技术领域,尤其是一种刚柔结合板的三维封装散热结构。
背景技术
图1是现有技术中通过弯曲柔性基板实现芯片三维堆叠结构的示意图。其中202为下层芯片;204为上层芯片;206为柔性基板;208为柔性基板内表面;212为下层芯片引脚;214为上层芯片引脚;216为填充胶;222为BGA球阵列;224为单个BGA球;226为柔性基板外表面;232为下层芯片正面;234为上层芯片背面;236为贴片胶;238为PCB板。
该三维堆叠结构首先进行平面安装,将两颗芯片202和204焊接在柔性基板206的两端,并于芯片与柔性基板之间填充底部填充胶216;然后在芯片202和204朝上部分涂上导热的贴片胶236;最后将柔性基板206弯曲,使两芯片202和204上下对齐堆叠,通过导热的贴片胶236固接,两芯片202和204的电互连通过柔性基板206上的电路实现。
该三维堆叠结构的缺点是上层芯片204在散热方面存在较大的问题,上层芯片204产生的大部分热量需依次经导热的贴片胶236、下层芯片202、底部填充胶216、柔性基板206、BGA球224以及PCB238散出,热量不容易散出,最终导致上层芯片204结温升高,影响寿命。
发明内容
(一)要解决的技术问题
有鉴于此,本发明的主要目的在于提供一种刚柔结合板的三维封装散热结构,以更为有效的散出热量。
(二)技术方案
为达到上述目的,本发明提供了一种刚柔结合板的三维封装散热结构,该三维封装散热结构包括:
一个柔性基板100;
压合在柔性基板100上的一个底部基板102和两个刚性基板101,其中,两个刚性基板101对称分布在底部基板102的两侧,且两个刚性基板101中挖有空腔;
粘接固定在两个刚性基板101背面的两个铜基103;
焊接在底部基板102上的一个底部芯片201;
形成于底部芯片201与底部基板102之间的芯片下凸点301;
填充于底部芯片201与底部基板102之间芯片下凸点301周围的底部填充胶400;
分别焊到或粘到刚性基板101由于挖空腔而露出的两个铜基103上的两个顶部芯片203;
将两个顶部芯片203键合到刚性基板101上的键合引线302;
塑封材料600,灌入于由于弯曲柔性基板100使柔性基板100两侧的两个刚性基板101置于底部基板102上的底部芯片201上方而形成的空间;
形成于底部基板102背面的BGA球700;
通过BGA球700来固定底部基板102的PCB板1000;以及
通过导热膏800安装于顶部的两个铜基103之上的散热器900。
上述方案中,所述底部基板102采用刚性基板或柔性基板。
上述方案中,所述两个铜基103是使用导电银浆分别粘接固定在两个刚性基板101的背面,铜基103的长宽尺寸与刚性基板101的长宽尺寸相同,左右结构对称的分布在底部基板102背面的两侧。
上述方案中,所述底部芯片201为小功率芯片,其功率为20~500mW。
上述方案中,所述顶部芯片203为大功率芯片,其功率至少为1瓦。
上述方案中,所述塑封材料600用于保护键合引线302和支撑顶部刚性基板101。
上述方案中,所述BGA球700是通过在底部基板102背面的焊盘上刷焊锡膏,钢网植BGA球而形成。
上述方案中,该刚柔结合板的三维封装散热结构是左右对称结构。
(三)有益效果
从上述技术方案可以看出,本发明具有以下有益效果:
1、本发明提供的刚柔结合板的三维封装散热结构,通过使用刚性基板和柔性基板相结合,并在刚性基板上附加铜基结构,对大小功率芯片分别进行散热处理,增加了封装体的散热路径,能够更为有效的散出热量。
2、本发明提供的刚柔结合板的三维封装散热结构,通过在刚柔结合板上进行平面工艺安装芯片,再通过弯折柔性基板实现三维堆叠,成本低,工艺简单成熟。
3、本发明提供的刚柔结合板的三维封装散热结构,通过在上层芯片的刚性基板上,附加高热导率的铜基模块,增加了堆叠芯片的散热路径,使上层芯片的热量通过顶部铜基,迅速传导至封装体外部散出,有效散出热量。
4、本发明提供的刚柔结合板的三维封装散热结构,可在刚性基板上同时安装多颗小芯片,使堆叠芯片的数量增加,便于高密度芯片集成;并且产生的热量可通过铜基迅速散出封装体。
5、本发明提供的刚柔结合板的三维封装散热结构,裸露在封装体外的铜基,可在其上方便的安装散热装置,如热沉,可对大功率芯片进行更为有效的散热。
附图说明
图1是现有技术中通过弯曲柔性基板实现芯片三维堆叠结构的示意图;
图2为本发明提供的刚柔结合板的三维封装散热结构的示意图;
图3至图8为依照本发明实施例的制作刚柔结合板的三维封装散热结构的工艺流程图;其中:
图3为柔性基板的结构示意图;
图4为刚柔结合板的结构示意图;
图5为刚柔结合板挖腔后的结构示意图;
图6为刚柔结合板粘贴在铜基上的结构示意图;
图7刚柔结合板平面封装的结构示意图;
图8刚柔结合板弯折后的三维封装的结构示意图。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本发明进一步详细说明。
图2为本发明提供的刚柔结合板的三维封装散热结构的示意图,该三维封装散热结构包括:
一个柔性基板100;
压合在柔性基板100上的一个底部基板102和两个刚性基板101,其中,两个刚性基板101对称分布在底部基板102的两侧,且两个刚性基板101中挖有空腔,底部基板102采用刚性基板和柔性基板均可,本实施例中采用的是刚性基板;
粘接固定在两个刚性基板101背面的两个铜基103;两个铜基103是使用导电银浆分别粘接固定在两个刚性基板101的背面,铜基103长宽尺寸与刚性基板101长宽尺寸相同,左右结构对称的分布在底部基板102背面的两侧;
焊接在底部基板102上的一个底部芯片201;底部芯片201一般为小功率芯片,其功率为20~500mW;
形成于底部芯片201与底部基板102之间的芯片下凸点301;
填充于底部芯片201与底部基板102之间芯片下凸点301周围的底部填充胶400;
分别焊到或粘到刚性基板101由于挖空腔而露出的两个铜基103上的两个顶部芯片203;顶部芯片203一般为大功率芯片,其功率至少为1瓦;
将两个顶部芯片203键合到刚性基板101上的键合引线302;
塑封材料600,灌入于由于弯曲柔性基板100使柔性基板100两侧的两个刚性基板101置于底部基板102上的底部芯片201上方而形成的空间,用于保护键合引线302和支撑顶部刚性基板101;
形成于底部基板102背面的BGA球700,BGA球700是通过在底部基板102背面的焊盘上刷焊锡膏,钢网植BGA球而形成;
通过BGA球700来固定底部基板102的PCB板1000,底部基板102的背面通过BGA球700固定于PCB板1000之上;以及
通过导热膏800安装于顶部的两个铜基103之上的散热器900。
本发明提供的刚柔结合板的三维封装散热结构,通过对散热器900实施风冷等方式,将铜基103导出的热量更迅速有效的散出。该刚柔结合板的三维封装散热结构是左右对称结构。
基于图2所示的刚柔结合板的三维封装散热结构,图3至图8为依照本发明实施例的制作刚柔结合板的三维封装散热结构的工艺流程图,具体包括以下步骤:
步骤101:制作柔性基板100,如图3所示;
步骤102:将底部基板102和两个刚性基板101压合在柔性基板100上,其中两个刚性基板101对称分布在底部基板102的两侧,如图4所示,底部基板102采用刚性基板和柔性基板均可,本实施例中采用的是刚性基板;
步骤103:在两个刚性基板101中挖空腔,如图5所示;
步骤104:使用导电银浆将两个铜基103分别粘接固定在两个刚性基板101的背面,铜基103长宽尺寸与刚性基板101长宽尺寸相同,左右结构对称的分布在底部基板102背面的两侧,如图6所示;
步骤105:如图7所示,通过倒装焊(flip-chip)的方式将底部芯片201焊接到底部基板102上,在底部芯片201与底部基板102之间形成芯片下凸点301并填充底部填充胶400;然后,通过共晶焊料或导电银浆500将两个顶部芯片203分别焊到或粘到刚性基板101由于挖空腔而露出的两个铜基103上,然后通过键合引线302将两个顶部芯片203键合到刚性基板101上。
步骤106:如图8所示,通过弯曲柔性基板100,使柔性基板100两侧的两个刚性基板101置于底部基板102上的底部芯片201上方,并通过灌入塑封材料600使之固定成型,塑封材料600起到保护键合引线302和支撑顶部刚性基板101的作用;然后在底部基板102背面的焊盘上刷焊锡膏,钢网植BGA球700,回流,形成封装体。
步骤107:将底部基板102的背面通过BGA球700固定于PCB板1000之上,并通过导热膏800在封装体顶部的两个铜基103之上安装散热器900,形成刚柔结合板弯折后的三维封装散热结构。最终形成的刚柔结合板弯折后的三维封装散热结构如图2所示,通过对散热器900实施风冷等方式,将铜基103导出的热量更迅速有效的散出。
以上所述的具体实施例,对本发明的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本发明的具体实施例而已,并不用于限制本发明,凡在本发明的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本发明的保护范围之内。
Claims (8)
1.一种刚柔结合板的三维封装散热结构,其特征在于,该三维封装散热结构包括:
一个柔性基板(100);
压合在柔性基板(100)上的一个底部基板(102)和两个刚性基板(101),其中,两个刚性基板(101)对称分布在底部基板(102)的两侧,且两个刚性基板(101)中挖有空腔;
粘接固定在两个刚性基板(101)背面的两个铜基(103);
焊接在底部基板(102)上的一个底部芯片(201);
形成于底部芯片(201)与底部基板(102)之间的芯片下凸点(301);
填充于底部芯片(201)与底部基板(102)之间芯片下凸点(301)周围的底部填充胶(400);
分别焊到或粘到刚性基板(101)由于挖空腔而露出的两个铜基(103)上的两个顶部芯片(203);
将两个顶部芯片(203)键合到刚性基板(101)上的键合引线(302);
塑封材料(600),灌入于由于弯曲柔性基板(100)使柔性基板(100)两侧的两个刚性基板(101)置于底部基板(102)上的底部芯片(201)上方而形成的空间;
形成于底部基板(102)背面的BGA球(700);
通过BGA球(700)来固定底部基板(102)的PCB板(1000);以及
通过导热膏(800)安装于顶部的两个铜基(103)之上的散热器(900)。
2.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述底部基板(102)采用刚性基板或柔性基板。
3.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述两个铜基(103)是使用导电银浆分别粘接固定在两个刚性基板(101)的背面,铜基(103)的长宽尺寸与刚性基板(101)的长宽尺寸相同,左右结构对称的分布在底部基板(102)背面的两侧。
4.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述底部芯片(201)为小功率芯片,其功率为20~500mW。
5.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述顶部芯片(203)为大功率芯片,其功率至少为1瓦。
6.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述塑封材料(600)用于保护键合引线(302)和支撑顶部刚性基板(101)。
7.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,所述BGA球(700)是通过在底部基板(102)背面的焊盘上刷焊锡膏,钢网植BGA球而形成。
8.根据权利要求1所述的刚柔结合板的三维封装散热结构,其特征在于,该刚柔结合板的三维封装散热结构是左右对称结构。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310533073.2A CN103594432B (zh) | 2013-10-31 | 2013-10-31 | 一种刚柔结合板的三维封装散热结构 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310533073.2A CN103594432B (zh) | 2013-10-31 | 2013-10-31 | 一种刚柔结合板的三维封装散热结构 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103594432A CN103594432A (zh) | 2014-02-19 |
CN103594432B true CN103594432B (zh) | 2016-03-16 |
Family
ID=50084512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310533073.2A Active CN103594432B (zh) | 2013-10-31 | 2013-10-31 | 一种刚柔结合板的三维封装散热结构 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103594432B (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104900612B (zh) * | 2015-06-09 | 2017-10-27 | 华进半导体封装先导技术研发中心有限公司 | 一种具有凹陷型散热片底座的封装体堆叠散热结构及其制作方法 |
CN104900611B (zh) * | 2015-06-09 | 2017-09-08 | 中国科学院微电子研究所 | 基于柔性基板的三维封装散热结构及其制备方法 |
CN107567270A (zh) * | 2017-08-30 | 2018-01-09 | 艾威尔电路(深圳)有限公司 | 带高强度信号屏蔽的刚挠结合板 |
CN107889413B (zh) * | 2017-09-29 | 2020-10-13 | 艾威尔电路(深圳)有限公司 | 内外层插件的镂空多功能刚挠结合板 |
US10609844B1 (en) | 2019-02-03 | 2020-03-31 | Hong Kong Applied Science and Technology Research Institute Company Limited | Power converter |
CN111863794B (zh) * | 2020-07-28 | 2022-10-28 | 南通通富微电子有限公司 | 一种半导体封装器件 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103094256A (zh) * | 2011-11-08 | 2013-05-08 | 中国科学院微电子研究所 | 一种封装*** |
CN103327738A (zh) * | 2012-03-22 | 2013-09-25 | 富葵精密组件(深圳)有限公司 | 软硬结合电路板及其制作方法 |
CN203536412U (zh) * | 2013-10-31 | 2014-04-09 | 中国科学院微电子研究所 | 一种刚柔结合板的三维封装散热结构 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4849908B2 (ja) * | 2006-02-27 | 2012-01-11 | 株式会社フジクラ | リジッド基板の接続構造 |
TWI365524B (en) * | 2007-10-04 | 2012-06-01 | Unimicron Technology Corp | Stackable semiconductor device and fabrication method thereof |
-
2013
- 2013-10-31 CN CN201310533073.2A patent/CN103594432B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103094256A (zh) * | 2011-11-08 | 2013-05-08 | 中国科学院微电子研究所 | 一种封装*** |
CN103327738A (zh) * | 2012-03-22 | 2013-09-25 | 富葵精密组件(深圳)有限公司 | 软硬结合电路板及其制作方法 |
CN203536412U (zh) * | 2013-10-31 | 2014-04-09 | 中国科学院微电子研究所 | 一种刚柔结合板的三维封装散热结构 |
Also Published As
Publication number | Publication date |
---|---|
CN103594432A (zh) | 2014-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103594432B (zh) | 一种刚柔结合板的三维封装散热结构 | |
CN105990265B (zh) | 功率转换电路的封装模块及其制造方法 | |
CN103378017B (zh) | 高密度3d封装 | |
CN103594433B (zh) | 一种制作刚柔结合板的三维封装散热结构的方法 | |
US20050116335A1 (en) | Semiconductor package with heat spreader | |
CN102163590A (zh) | 基于埋置式基板的三维多芯片封装模块及方法 | |
WO2015043499A1 (zh) | 一种半导体封装结构及其成型方法 | |
CN102456677A (zh) | 球栅阵列封装结构及其制造方法 | |
CN206282838U (zh) | 无源器件与有源器件的集成封装结构 | |
CN101887886A (zh) | 一种多芯片封装及制造方法 | |
CN106898591A (zh) | 一种散热的多芯片框架封装结构及其制备方法 | |
CN103794587A (zh) | 一种高散热芯片嵌入式重布线封装结构及其制作方法 | |
CN107123601A (zh) | 一种高散热器件封装结构和板级制造方法 | |
CN203659838U (zh) | 一种用于PoP封装的散热结构 | |
CN103887256A (zh) | 一种高散热芯片嵌入式电磁屏蔽封装结构及其制作方法 | |
CN101840896B (zh) | 一种倒装焊高散热球型阵列封装结构 | |
CN203536412U (zh) | 一种刚柔结合板的三维封装散热结构 | |
TWI220782B (en) | Cavity-down ball grid array package with heat spreader | |
JP2007059486A (ja) | 半導体装置及び半導体装置製造用基板 | |
CN202034361U (zh) | 一种半导体封装结构 | |
CN103560090B (zh) | 一种用于PoP封装的散热结构的制作方法 | |
CN103560117B (zh) | 一种用于PoP封装的散热结构 | |
CN115966564A (zh) | 一种改善散热的芯片封装结构及其制备方法 | |
CN104134633A (zh) | 大功率芯片柔性基板封装结构及封装工艺 | |
CN210778556U (zh) | 一种集成电路封装结构 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20190603 Address after: 214213 China Sensor Network International Innovation Park D1, 200 Linghu Avenue, Taihu International Science Park, Wuxi New District, Jiangsu Province Patentee after: National Center for Advanced Packaging Co., Ltd. Address before: 100083 3 north Tu Cheng West Road, Chaoyang District, Beijing Co-patentee before: National Center for Advanced Packaging Co., Ltd. Patentee before: Institute of Microelectronics, Chinese Academy of Sciences |
|
TR01 | Transfer of patent right |