CN103474439A - 一种显示装置、阵列基板及其制作方法 - Google Patents

一种显示装置、阵列基板及其制作方法 Download PDF

Info

Publication number
CN103474439A
CN103474439A CN2013104462880A CN201310446288A CN103474439A CN 103474439 A CN103474439 A CN 103474439A CN 2013104462880 A CN2013104462880 A CN 2013104462880A CN 201310446288 A CN201310446288 A CN 201310446288A CN 103474439 A CN103474439 A CN 103474439A
Authority
CN
China
Prior art keywords
pattern
array base
base palte
active layer
metal oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2013104462880A
Other languages
English (en)
Other versions
CN103474439B (zh
Inventor
王盛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Hefei BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201310446288.0A priority Critical patent/CN103474439B/zh
Priority to US14/354,247 priority patent/US20150162361A1/en
Priority to PCT/CN2013/088840 priority patent/WO2015043078A1/zh
Publication of CN103474439A publication Critical patent/CN103474439A/zh
Application granted granted Critical
Publication of CN103474439B publication Critical patent/CN103474439B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H01L27/1244Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1288Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • G02F1/136295Materials; Compositions; Manufacture processes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Nonlinear Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)

Abstract

本发明涉及显示技术领域,特别涉及一种显示装置、阵列基板及其制作方法。该阵列基板包括氧化物有源层,所述氧化物有源层包括未经过金属化处理过的半导体区域和经过金属化处理过的金属氧化物导体区域。本发明实施例通过将氧化物有源层中的部分区域进行金属化处理形成金属氧化物导体层,由于金属氧化物导体层具有导体特征,可有效减小源漏电极层的电阻且最大程度降低源漏电极层发生断线的几率。

Description

一种显示装置、阵列基板及其制作方法
技术领域
本发明涉及显示技术领域,特别涉及一种显示装置、阵列基板及其制作方法。
背景技术
液晶显示作为一种重要的平板显示方式,近十多年有了飞速的发展。液晶显示有轻、薄、低能耗等优点,被广泛应用与电视、计算机、手机、数码相机等现代化信息设备。近年来,氧化物薄膜晶体管(OxideTFT)因迁移率高备受业界关注。氧化物因较高的迁移率可减小薄膜晶体管尺寸,提升分辨率。提升分辨率同时需减小源漏电极线的宽度,但这样导致金属线容易发生断线现象。
发明内容
(一)要解决的技术问题
本发明要解决的技术问题是提供一种显示装置、阵列基板及其制作方法,以克服现有技术中源漏电极线电阻值较大且容易发生断线的缺陷。
(二)技术方案
为了解决上述技术问题,本发明一方面提供一种阵列基板,包括:氧化物有源层,所述氧化物有源层包括未经过金属化处理过的半导体区域和经过金属化处理过的金属氧化物导体区域。
优选地,所述阵列基板还包括刻蚀阻挡层和源漏电极层,
所述半导体区域和刻蚀阻挡层的位置相对应;
所述金属氧化物导体区域与所述源漏电极位置相对应。
优选地,所述阵列基板还包括栅极、栅极绝缘层、像素电极层和钝化层。
优选地,所述氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。
另一方面,本发明还提供一种阵列基板的制作方法,包括:
形成氧化物有源层的图案,所述氧化物有源层的图案包括未经过金属化处理过的半导体区域的图案和经过金属化处理过的金属氧化物导体区域的图案。
优选地,所述制作方法还包括:
形成刻蚀阻挡层的图案;
将氧化物有源层中未被刻蚀阻挡层覆盖的部分进行金属化处理,形成金属氧化物导体区域,而被刻蚀阻挡层覆盖未进行金属化处理的部分形成半导体区域;
通过构图工艺同时形成源漏电极的图案和金属氧化物导体区域的图案;其中,所述金属氧化物导体区域的图案与源漏电极的图案位置相对应。
优选地,所述氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。
优选地,所述金属化处理具体为:在100-300℃的还原性气氛中处理30-120min。
优选地,所述还原性气氛包括氢气或含氢等离子体。
再一方面,本发明还提供一种显示装置,包括上述的阵列基板。
(三)有益效果
本发明实施例通过将氧化物有源层中的部分区域形成金属氧化物导体层,由于金属氧化物导体层具有导体特征,可有效减小源漏电极层的电阻且最大程度降低源漏电极发生断线的几率。
附图说明
图1为本发明实施例阵列基板结构平面图;
图2为本发明实施例阵列基板中栅极完成后的截面图;
图3为本发明实施例阵列基板中刻蚀阻挡层制作完成后截面图;
图4为本发明实施例阵列基板中数据线层制作完成后截面图;
图5为本发明实施例阵列基板中过孔工艺制作完成后截面图;
图6为本发明实施例阵列基板中像素电极工艺制作完成后整个阵列基板截面图;
图7为本发明实施例阵列基板制作方法流程图。
具体实施方式
下面结合附图和实施例,对本发明的具体实施方式作进一步详细描述。以下实施例用于说明本发明,但不用来限制本发明的范围。
实施例一
本实施例中提供一种阵列基板,该阵列基板以底栅结构为例进行说明。
如图1和图6所示,该阵列基板包括基板0,在基板0上设有栅极11、栅极绝缘层21、氧化物有源层、刻蚀阻挡层23、源漏电极层31、钝化层41和像素电极层51;所述钝化层41上设有过孔42,像素电极层51通过过孔42与漏电极连接。
所述氧化物有源层包括未经过金属化处理过的半导体区域22和经过金属化处理过的金属氧化物导体区域24;
所述半导体区域22和刻蚀阻挡层23的位置相对应;
所述金属氧化物导体区域24与源漏电极31的位置相对应,且位于源漏电极31的下方。
其中,氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。当然,该氧化物有源层的材质除了列举出来的几种,也可以为与上述材料具有相同或相似特征的其他材料。
本发明实施例通过将氧化物有源层中与刻蚀阻挡层相对应的部分进行金属化处理形成金属氧化物导体区域,由于金属氧化物导体区域具有导体特征,可有效减小源漏电极层的电阻且最大程度降低数据线发生断线的几率。
实施例二
本发明实施例提供一种阵列基板,该阵列基板与实施例一不同之处在于,本实施例中的阵列基板为顶栅结构。
该阵列基板可以包括基板,在基板上设有像素电极层、源漏电极层、氧化物有源层、阻挡层、栅绝缘层和栅极,其中,所述像素电极层与漏电极连接。
其中,该氧化物有源层包括未经过金属化处理过的半导体区域和经过金属化处理过的金属氧化物导体区域;
所述半导体区域和刻蚀阻挡层的位置相对应;
所述金属氧化物导体区域与源漏电极层的位置相对应,且位于源漏电极层的上方。
其中,氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。当然,该氧化物有源层的材质除了列举出来的几种,也可以为与上述材料具有相同或相似特征的其他材料。
需要说明的是,本实施例阵列基板的改进主要为氧化物有源层的改进,其他层结构可参照现有技术中的顶栅结构,在此不再赘述。
实施例三
如图7所示,基于实施例一的阵列基板结构,本发明还提供一种阵列基板的制作方法,其具体包括:
在基板上形成栅极的图案;
具体的,参考图2,在基板0上沉积栅金属膜,通过构图工艺形成栅极11的图案,该构图工艺具体包括:曝光、显影、刻蚀和剥离等工艺,也可以为打印、丝网印刷能工艺。
形成栅极绝缘层、氧化物有源层和刻蚀阻挡层的图案;
具体的,参考图3,在完成步骤1的基板上沉积栅绝缘材料、氧化物半导体材料22和刻蚀阻挡层材料,通过构图工艺形成栅极绝缘层21、氧化物半导体和刻蚀阻挡层23的图案。
其中,氧化物半导体包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。当然,除了列举出来的几种优选的材料,具有与上述材料相同或相似的其他氧化物材料同样适用。
将氧化物有源层中未被刻蚀阻挡层覆盖的部分进行金属化处理,形成金属氧化物导体区域,而被刻蚀阻挡层覆盖未进行金属化处理的部分形成半导体区域;
具体的,参考图4,本步骤中,将氧化物有源层中未被刻蚀阻挡层覆盖的部分进行金属化处理,形成金属氧化物导体区域24,其中,金属化处理是在100-300℃的还原性气氛中处理30-120min,还原性气氛包括氢气或含氢等离子体。采用在100-300℃的还原性气氛中发生还原反应30-120min,可最大程度的确保氧化物有源层中未被刻蚀阻挡层覆盖的部分可以充分地、有效地被还原成金属氧化物导体。若该温度过低,将影响还原反应的还原效果,并且会延长该反应时间,降低了生产效率;若该温度过高,容易将氧化物有源层中被刻蚀阻挡层覆盖的不需要进行金属化处理的部分受到化学作用,进而影响该结构性能;同样,若时间过短,将导致还原反应进行地不充分,若时间过长,将延长反应时间,降低生产效率。
经过金属化处理后得到的金属氧化物导体区域具有导体特征,因此,有效减小源漏电极层的电阻且最大程度降低源漏电极层发生断线的几率。
其中,被刻蚀阻挡层覆盖的氧化物有源层为半导体区域22。
通过一次构图工艺形成源漏电极层的图案和金属氧化物导体区域的图案;
继续参考图4,为了节省工艺,设置源漏电极31的图案和金属氧化物导体区域24的图案在同一次构图工艺中完成。其中,金属氧化物导体24的图案与源漏电极31的图案位置相对应,且位于源漏电极31的下方。
具体包括:在经过金属化处理后的金属氧化物导体区域24上沉积源漏金属层,该两层膜层结构共同经过一次曝光工艺后,首先对源漏金属层进行一次刻蚀,形成源漏电极层的图案,更换刻蚀液,继续对金属氧化物导体区域进行刻蚀,形成金属氧化物导体区域的图案;该源漏电极层的图案和金属氧化物导体区域的图案可以相同,当然也可以不同。
形成钝化层,并形成过孔;
参考图5,在完成上述步骤的基板上,通过构图工艺形成钝化层41及过孔42。
通过构图工艺形成像素电极的图案。
参考图6,在完成上述步骤的基板上,通过构图工艺形成像素电极51的图案。
本发明实施例通过将氧化物有源层中未被刻蚀阻挡层覆盖的部分进行金属化处理形成金属氧化物导体层,由于金属氧化物导体层具有导体特征,可有效减小数据线的电阻且最大程度降低数据线发生断线的几率。
需要说明的是,本发明中采用的构图工艺为现有技术中通常采用的曝光、显影、刻蚀和剥离等工艺。
另外,本发明实施例还提供一种显示装置,包括上述阵列基板,所述显示装置可以为:液晶面板、电子纸、OLED面板、液晶电视、液晶显示器、数码相框、手机、平板电脑等任何具有显示功能的产品或部件。
以上所述仅是本发明的优选实施方式,应当指出,对于本技术领域的普通技术人员来说,在不脱离本发明技术原理的前提下,还可以做出若干改进和替换,这些改进和替换也应视为本发明的保护范围。

Claims (10)

1.一种阵列基板,包括:氧化物有源层,其特征在于,
所述氧化物有源层包括未经过金属化处理过的半导体区域和经过金属化处理过的金属氧化物导体区域。
2.如权利要求1所述的阵列基板,其特征在于,所述阵列基板还包括刻蚀阻挡层和源漏电极层,
所述半导体区域和刻蚀阻挡层的位置相对应;
所述金属氧化物导体区域与所述源漏电极位置相对应。
3.如权利要求2所述的阵列基板,其特征在于,所述阵列基板还包括栅极、栅极绝缘层、像素电极层和钝化层。
4.如权利要求1-3任一项所述的阵列基板,其特征在于,所述氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。
5.一种阵列基板的制作方法,其特征在于,包括:
形成氧化物有源层的图案,所述氧化物有源层的图案包括未经过金属化处理过的半导体区域的图案和经过金属化处理过的金属氧化物导体区域的图案。
6.如权利要求5所述的制作方法,其特征在于,所述制作方法还包括:
形成刻蚀阻挡层的图案;
对氧化物有源层中未被刻蚀阻挡层覆盖的部分进行金属化处理,形成金属氧化物导体区域,而被刻蚀阻挡层覆盖未进行金属化处理的部分形成半导体区域;
通过构图工艺同时形成源漏电极的图案和金属氧化物导体区域的图案;其中,所述金属氧化物导体区域的图案与源漏电极的图案位置相对应。
7.如权利要求5所述的制作方法,其特征在于,包括:所述氧化物有源层包括InGaZnO、InGaO、ITZO、AlZnO中的至少一种。
8.如权利要求5所述的制作方法,其特征在于,所述金属化处理具体为:在100-300℃的还原性气氛中处理30-120min。
9.如权利要求8所述的制作方法,其特征在于,所述还原性气氛包括氢气或含氢等离子体。
10.一种显示装置,其特征在于,包括权利要求1-4任一项所述的阵列基板。
CN201310446288.0A 2013-09-26 2013-09-26 一种显示装置、阵列基板及其制作方法 Active CN103474439B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201310446288.0A CN103474439B (zh) 2013-09-26 2013-09-26 一种显示装置、阵列基板及其制作方法
US14/354,247 US20150162361A1 (en) 2013-09-26 2013-12-09 Array substrate, method for fabricating the same and display device
PCT/CN2013/088840 WO2015043078A1 (zh) 2013-09-26 2013-12-09 阵列基板及其制作方法和显示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310446288.0A CN103474439B (zh) 2013-09-26 2013-09-26 一种显示装置、阵列基板及其制作方法

Publications (2)

Publication Number Publication Date
CN103474439A true CN103474439A (zh) 2013-12-25
CN103474439B CN103474439B (zh) 2016-08-24

Family

ID=49799231

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310446288.0A Active CN103474439B (zh) 2013-09-26 2013-09-26 一种显示装置、阵列基板及其制作方法

Country Status (3)

Country Link
US (1) US20150162361A1 (zh)
CN (1) CN103474439B (zh)
WO (1) WO2015043078A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105390509A (zh) * 2015-12-15 2016-03-09 深圳市华星光电技术有限公司 一种阵列基板的制作方法、阵列基板及液晶面板
CN107980174A (zh) * 2016-11-23 2018-05-01 深圳市柔宇科技有限公司 Tft阵列基板制作方法及tft阵列基板
CN111785847A (zh) * 2020-07-03 2020-10-16 昆山国显光电有限公司 一种显示面板及其制作方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104269414B (zh) * 2014-09-25 2018-03-09 合肥京东方光电科技有限公司 一种阵列基板及其制作方法、显示装置
CN107527870B (zh) * 2017-08-29 2023-08-25 惠科股份有限公司 一种阵列基板的制作方法及其制作设备
JP2021027199A (ja) * 2019-08-06 2021-02-22 株式会社ジャパンディスプレイ 表示装置及びその製造方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1615452A (zh) * 2002-01-15 2005-05-11 三星电子株式会社 显示器布线及其制造方法与包含该布线的薄膜晶体管阵列面板及其制造方法
US20080001175A1 (en) * 2006-06-30 2008-01-03 Lg Philips Lcd Co., Ltd. Array substrate for liquid crystal display device and method of manufacturing the same
CN102157564A (zh) * 2011-01-18 2011-08-17 上海交通大学 顶栅金属氧化物薄膜晶体管的制备方法
CN102790012A (zh) * 2012-07-20 2012-11-21 京东方科技集团股份有限公司 阵列基板的制造方法及阵列基板、显示装置
CN103000509A (zh) * 2011-09-09 2013-03-27 东友精细化工有限公司 制造显示设备的方法和蚀刻溶液组合物
CN103021939A (zh) * 2012-11-30 2013-04-03 京东方科技集团股份有限公司 一种阵列基板及其制造方法、显示装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103121799A (zh) * 2004-03-09 2013-05-29 出光兴产株式会社 溅射靶、透明导电膜、薄膜晶体管、薄膜晶体管基板及其制造方法及液晶显示装置
TWI606592B (zh) * 2008-09-01 2017-11-21 半導體能源研究所股份有限公司 半導體裝置的製造方法
KR101293130B1 (ko) * 2010-05-28 2013-08-12 엘지디스플레이 주식회사 어레이 기판 및 이의 제조방법
US20160054616A1 (en) * 2013-04-05 2016-02-25 Jsr Corporation Array substrate, liquid crystal display element, and radiation-sensitive resin composition

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1615452A (zh) * 2002-01-15 2005-05-11 三星电子株式会社 显示器布线及其制造方法与包含该布线的薄膜晶体管阵列面板及其制造方法
US20080001175A1 (en) * 2006-06-30 2008-01-03 Lg Philips Lcd Co., Ltd. Array substrate for liquid crystal display device and method of manufacturing the same
CN102157564A (zh) * 2011-01-18 2011-08-17 上海交通大学 顶栅金属氧化物薄膜晶体管的制备方法
CN103000509A (zh) * 2011-09-09 2013-03-27 东友精细化工有限公司 制造显示设备的方法和蚀刻溶液组合物
CN102790012A (zh) * 2012-07-20 2012-11-21 京东方科技集团股份有限公司 阵列基板的制造方法及阵列基板、显示装置
CN103021939A (zh) * 2012-11-30 2013-04-03 京东方科技集团股份有限公司 一种阵列基板及其制造方法、显示装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105390509A (zh) * 2015-12-15 2016-03-09 深圳市华星光电技术有限公司 一种阵列基板的制作方法、阵列基板及液晶面板
CN105390509B (zh) * 2015-12-15 2018-09-18 深圳市华星光电技术有限公司 一种阵列基板的制作方法、阵列基板及液晶面板
CN107980174A (zh) * 2016-11-23 2018-05-01 深圳市柔宇科技有限公司 Tft阵列基板制作方法及tft阵列基板
WO2018094597A1 (zh) * 2016-11-23 2018-05-31 深圳市柔宇科技有限公司 Tft阵列基板制作方法及tft阵列基板
CN111785847A (zh) * 2020-07-03 2020-10-16 昆山国显光电有限公司 一种显示面板及其制作方法
WO2022001478A1 (zh) * 2020-07-03 2022-01-06 昆山国显光电有限公司 显示面板及其制作方法

Also Published As

Publication number Publication date
US20150162361A1 (en) 2015-06-11
WO2015043078A1 (zh) 2015-04-02
CN103474439B (zh) 2016-08-24

Similar Documents

Publication Publication Date Title
CN103489824B (zh) 一种阵列基板及其制备方法与显示装置
CN102629579B (zh) 一种柔性tft阵列基板及其制造方法和显示装置
CN103383945B (zh) 一种阵列基板、显示装置及阵列基板的制造方法
CN103474439A (zh) 一种显示装置、阵列基板及其制作方法
EP2677537A1 (en) Thin film transistor array substrate, method for manufacturing same, display panel, and display device
CN104538352A (zh) 阵列基板及其制造方法、显示装置
CN104091785A (zh) Tft背板的制作方法及tft背板结构
CN102881598B (zh) 薄膜晶体管的制造方法、阵列基板的制造方法及显示装置
CN103730510A (zh) 一种薄膜晶体管及其制备方法、阵列基板、显示装置
WO2016045238A1 (zh) 阵列基板及其制作方法、液晶显示装置
CN103928400A (zh) 阵列基板及其制作方法、显示装置
CN105047723A (zh) 一种薄膜晶体管、其制作方法、阵列基板及显示装置
CN102969311B (zh) 阵列基板及其制作方法、显示装置
CN104037129A (zh) Tft背板的制造方法及tft背板结构
CN102629592A (zh) 阵列基板及其制作方法、显示装置
CN102842587A (zh) 阵列基板及其制作方法、显示装置
CN204028524U (zh) 显示基板及显示装置
CN104392991A (zh) 一种阵列基板及其制备方法、显示装置
CN104091809A (zh) 一种阵列基板、其制备方法、液晶显示屏及显示装置
CN102629589B (zh) 一种阵列基板及其制作方法和显示装置
CN104051472A (zh) 一种显示装置、阵列基板及其制作方法
CN104157609A (zh) Tft基板的制作方法及其结构
CN104157610A (zh) 氧化物半导体tft基板的制作方法及其结构
US9165954B2 (en) Array substrate and method for manufacturing the same, and display device
CN105280552B (zh) 一种阵列基板的制备方法、阵列基板和显示装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant