CN103034741A - Implementation method for variable parameter unit of integrated circuit (IC) - Google Patents
Implementation method for variable parameter unit of integrated circuit (IC) Download PDFInfo
- Publication number
- CN103034741A CN103034741A CN201110291399XA CN201110291399A CN103034741A CN 103034741 A CN103034741 A CN 103034741A CN 201110291399X A CN201110291399X A CN 201110291399XA CN 201110291399 A CN201110291399 A CN 201110291399A CN 103034741 A CN103034741 A CN 103034741A
- Authority
- CN
- China
- Prior art keywords
- tcl
- domain
- variable
- script
- definition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses an implementation method for a variable parameter unit of an integrated circuit (IC) through a tool command language (Tcl). According to the implementation method for the variable parameter unit of the IC, programming is allowed to be carried out in a script file to realize layout graphs contained by the variable parameter unit of the IC, wherein the script file is based on a Tcl script language. According to the implementation method for the variable parameter unit of the IC, the Tcl script file defines parameters of the variable parameter unit and calculates specification familiarity of the layout graphs to be generated based on the parameters. The invention further comprises a method for executing the Tcl script file and generating the layout graphs through an electronic design automation (EDA) tool.
Description
Technical field
VCell (Variable Cell) is the method that realizes the variable element unit in the eda tool.The invention belongs to layout design field in the eda tool.
Background technology
Domain (layout) design occupies very large workload in integrated circuit (IC) design, the layout design function also is the important step of eda tool.The number of devices scale is large in the integrated circuit, and the type of many devices is identical, and corresponding physical layout is also very close, and is just different aspect some details such as specification.If the domain of each device cell redesigns, draws and verifies, not only expend a large amount of manpowers, also can take huge storage space.The thought of variable element unit, on the basis of regulation one cover variable element, calculate the specifications attribute of figure according to the value of variable element with shell script, and generate final domain figure (such as Path, Rectangle, Polygon, Instance etc.).When calling this variable element unit, can be to the different parameters value, thus obtain expecting the domain of specification.The variable element unit is the basis of customization layout design, and it provides single programmable unit, with the territory unit of the artificial design that replaces numerous different editions.Adopt the eda tool of variable element unit, not only greatly reduced the duplication of labour, reduce taking storage space; And be very beneficial for the deviser and revise domain, realize the iteratively faster of design process; The parameter value of variable element unit also identifies the design idea of territory unit more clearly.
Tcl is the abbreviation of Tool Command Language.It refers to two things in fact: a kind of script, and the interpreter of this script.As popular script, Tcl provides powerful array, tabulation and string processing function, support the grammer of similar C language: if condition judgment, cycle control, process (procedure) define and call etc., and the command set of a cover core is provided.As interpreter, Tcl can be embedded in the application program easily, application program can be registered one group of order that realizes specific function to the Tcl interpreter, and order to construct the shell script that meets demand most with these, and execution shell script, thereby the correlation function of invokes application allows application program possess programmable features in the time of can the invoke script order in script.
VCell allows layout design person to adopt Tcl to come the design layout unit, has realized the target of variable element unit, and can well be integrated in the eda tool.
Summary of the invention
The present invention discloses the method that a kind of Tcl of use realizes the variable element unit.The method allows the domain figure that element circuit comprises in the programming realization integrated circuit (IC) design in script file; Call the variable element unit with the different parameters value, eda tool will generate different domain figures, thereby reduces the workload of layout design, improves design efficiency.Script file is based on the Tcl language.According to the present invention, defined the parameter of variable element unit in the Tcl script file, and the specification attribute that calculates the domain figure that will generate according to the value of parameter; The present invention also further comprises eda tool execution Tcl script and generates the method for figure.
Basic thought: at first define two processes (procedure) in script file: first process is the parameter-definition process, is used for defining parameter and the default value thereof of this circuit unit; Second process is domain graphics calculations process, calculates and describe the domain figure according to the value of parameter.When calling this variable element unit, application program can create the Tcl interpreter, carries out script, carries out initialization; And call first process, thereby all parameters of this unit of meeting initialization are its default value, can revise the value of these parameters; Can pass to second process to the value of parameter, and call second process, thereby calculate the domain figure that finally will generate.These domain figures can be when carrying out script, and directly the Tcl of invokes application registration orders to generate; Also can register the figure that description will generate by specific Tcl variable, script is carried out when finishing and is generated actual domain figure by application program according to variable.
Description of drawings
Parameter-definition process in Fig. 1 variable element unit script
Graphics calculations process in Fig. 2 variable element unit script
The domain that Fig. 3 default parameters generates
Fig. 4 revises the domain 1 that generates after the parameter
Fig. 5 revises the domain 2 that generates after the parameter
The implementation step:
The variable element unit is realized jointly by script file and application program.The final domain figure that generates depends on shell script and given parameter value.Use Tcl to realize the method for variable element unit, the operating process step is as follows:
1) interface of definition application and Tcl: to Tcl interpreter log-in command, these command calls function of application generate domain figure (such as Path, Polygon, Rectangle, Instance), and agreement is described Tcl name variable and the value form of domain figure; The naming rule of two processes in the definition of T cl script
2) according to step 1) definition, write the script file of variable element unit: in this script file, realize two above-mentioned processes;
3) application program creates and initialization Tcl interpreter, and loads the script file of variable element unit with this interpreter, thereby obtains the definition of above-mentioned two processes;
4) continue to use Tcl interpreter execution parameter definition procedure, provide the interface that new parameter value is set;
5) obtain the parameter value that arranges, carry out domain graphics calculations process.If this process has been carried out the Tcl order of application program registration, will immediately generate corresponding domain figure; Also can register to the domain figure that will generate in the Tcl variable of appointment by specified format;
6) script is carried out and is finished, and the Tcl variable of Application inspection agreement if variate-value meets formal definition, generates the domain figure of correspondence according to the description of this variable;
7) all figures generations are complete, and the instantiation of variable element unit finishes, and obtains final domain figure.
Claims (3)
1. an integrated circuit variable element unit implementation method is mainly concerned with the ability that the Tcl interpreter is provided in application program, and defines the parameter of variable element unit and the process of generation figure in the Tcl script.Its feature is as follows:
(1) interface of definition application and Tcl: to Tcl interpreter log-in command, these command calls function of application generate domain figure (such as Path, Polygon, Rectangle, Instance), and agreement is described Tcl name variable and the form of domain figure; The naming rule of two processes in the definition of T cl script;
(2) according to 1) interface definition, write the script file of variable element unit: in this script file, realize two above-mentioned processes;
(3) application program creates and initialization Tcl interpreter, and loads the script file of variable element unit with this interpreter, thereby obtains the definition of above-mentioned two processes;
(4) continue to use Tcl interpreter execution parameter definition procedure, provide the interface that new parameter value is set;
(5) obtain the parameter value that arranges, use the Tcl interpreter to carry out domain graphics calculations process.If this process has been carried out the Tcl order of application program registration, will immediately generate corresponding domain figure; Also can register to the domain figure that will generate in the Tcl variable of appointment by specified format;
(6) script is carried out and is finished, and the Tcl variable of Application inspection agreement if variate-value meets formal definition, generates the domain figure of correspondence according to the description of this variable.
2. claimed have feature 1,2, a combination of 3.
3. claimed have feature 3,4,5, a combination of 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110291399XA CN103034741A (en) | 2011-09-30 | 2011-09-30 | Implementation method for variable parameter unit of integrated circuit (IC) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110291399XA CN103034741A (en) | 2011-09-30 | 2011-09-30 | Implementation method for variable parameter unit of integrated circuit (IC) |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103034741A true CN103034741A (en) | 2013-04-10 |
Family
ID=48021635
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110291399XA Pending CN103034741A (en) | 2011-09-30 | 2011-09-30 | Implementation method for variable parameter unit of integrated circuit (IC) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103034741A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111079369A (en) * | 2019-12-11 | 2020-04-28 | 成都九芯微科技有限公司 | Method for scaling instances by using variable parameterization unit |
| CN111090969A (en) * | 2019-12-19 | 2020-05-01 | 北京华大九天软件有限公司 | EDA tool-based flat panel display layout generation method |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050044514A1 (en) * | 2003-08-18 | 2005-02-24 | Aprio Technologies, Inc. | Method and platform for integrated physical verifications and manufacturing enhancements |
| US20060123370A1 (en) * | 2004-12-08 | 2006-06-08 | Mario Vergara-Escobar | Method for specification and integration of reusable IP constraints |
| CN101105822A (en) * | 2006-07-14 | 2008-01-16 | 国际商业机器公司 | Method and system for providing slew constrained minimum cost buffering |
| CN101192247A (en) * | 2006-11-28 | 2008-06-04 | 英业达股份有限公司 | Circuit connection calibration system and method |
| US20100257495A1 (en) * | 2009-04-06 | 2010-10-07 | Chan-Liang Wu | 3D-IC Verification Method |
| CN101923595A (en) * | 2010-08-25 | 2010-12-22 | 清华大学 | System and method for extracting parasitic components in analog integrated circuit layout |
-
2011
- 2011-09-30 CN CN201110291399XA patent/CN103034741A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050044514A1 (en) * | 2003-08-18 | 2005-02-24 | Aprio Technologies, Inc. | Method and platform for integrated physical verifications and manufacturing enhancements |
| US20060123370A1 (en) * | 2004-12-08 | 2006-06-08 | Mario Vergara-Escobar | Method for specification and integration of reusable IP constraints |
| CN101105822A (en) * | 2006-07-14 | 2008-01-16 | 国际商业机器公司 | Method and system for providing slew constrained minimum cost buffering |
| CN101192247A (en) * | 2006-11-28 | 2008-06-04 | 英业达股份有限公司 | Circuit connection calibration system and method |
| US20100257495A1 (en) * | 2009-04-06 | 2010-10-07 | Chan-Liang Wu | 3D-IC Verification Method |
| CN101923595A (en) * | 2010-08-25 | 2010-12-22 | 清华大学 | System and method for extracting parasitic components in analog integrated circuit layout |
Non-Patent Citations (4)
| Title |
|---|
| BRENT B. WELCH: "《Tcl/Tk编程权威指南》", 30 June 2002 * |
| JOHN K.OUSTERHOUT: "《Tcl/Tk入门经典》", 31 October 2010 * |
| 潘闻融: ""基于C++ TCL PLI联合仿真下的芯片验证方法研究"", 《现代电子技术》 * |
| 魏震: ""基于Tcl的EDA***规则验证的设计与实现"", 《计算机应用》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111079369A (en) * | 2019-12-11 | 2020-04-28 | 成都九芯微科技有限公司 | Method for scaling instances by using variable parameterization unit |
| CN111079369B (en) * | 2019-12-11 | 2023-01-31 | 成都华大九天科技有限公司 | Method for scaling instance by using variable parameterization unit |
| CN111090969A (en) * | 2019-12-19 | 2020-05-01 | 北京华大九天软件有限公司 | EDA tool-based flat panel display layout generation method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | A survey of AI accelerators for edge environment | |
| CN107103113B (en) | The Automation Design method, apparatus and optimization method towards neural network processor | |
| CN110447044A (en) | Dispatch Processing with Neural Network | |
| CN107278290A (en) | Building block system programs the method and device for being converted into program code | |
| CN103500087A (en) | Code generation method and device based on maven plug-in and freemarker template | |
| US20220043636A1 (en) | Application program for extension and deployment of integrated and exportable cross platform digital twin model | |
| CN101295244A (en) | Progress bar design system and method | |
| Riliskis et al. | Ravel: Programming iot applications as distributed models, views, and controllers | |
| CN105807628A (en) | Robot flexible controller for complex CPS (Cyber Physical System) and implementation method thereof | |
| Liu et al. | Mobile weka as data mining tool on android | |
| Silvano et al. | AutoTuning and Adaptivity appRoach for Energy efficient eXascale HPC systems: the ANTAREX Approach | |
| CN103034741A (en) | Implementation method for variable parameter unit of integrated circuit (IC) | |
| Melnyk et al. | Specialized Processors Automatic Design Tools–the Basis of Self-Configurable Computer and Cyber-Physical Systems | |
| Belabed et al. | Full Python Interface Control: Auto Generation And Adaptation of Deep Neural Networks For Edge Computing and IoT Applications FPGA-Based Acceleration | |
| Milakovich et al. | Automated software generation and hardware coprocessor synthesis for data-adaptable reconfigurable systems | |
| Peissner et al. | Requirements for the successful market adoption of adaptive user interfaces for accessibility | |
| Guillet et al. | Extending UML/MARTE to support discrete controller synthesis, application to reconfigurable systems-on-chip modeling | |
| CN103164252A (en) | Method for generating Java code framework through sequence diagram | |
| Keutzer | Technical Perspective: If I could only design one circuit… | |
| CN108229040A (en) | A kind of numerically controlled lathe component mounting method, device and computer readable storage medium | |
| CN116992516B (en) | Modeling method and system for bionic product manufactured by digital twin driving additive manufacturing | |
| Wu et al. | Parameterized scheduling for signal processing systems using topological patterns | |
| CN104281480B (en) | A kind of function calling method based on temporal logic language MSVL | |
| CN106021175A (en) | Controlling data flow between processors in a processing system | |
| CN105589832B (en) | A kind of microprocessor architecture design of program needed for the self-starting based on network or system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130410 |