CN102437598B - Battery voltage and temperature sampling device - Google Patents
Battery voltage and temperature sampling device Download PDFInfo
- Publication number
- CN102437598B CN102437598B CN201110295806.4A CN201110295806A CN102437598B CN 102437598 B CN102437598 B CN 102437598B CN 201110295806 A CN201110295806 A CN 201110295806A CN 102437598 B CN102437598 B CN 102437598B
- Authority
- CN
- China
- Prior art keywords
- resistance
- battery
- field effect
- effect transistor
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Secondary Cells (AREA)
Abstract
The invention discloses a battery voltage and temperature sampling device, which comprises a processor, a power supply circuit and a temperature collection circuit. The power supply circuit is connected with the processor, the temperature collection circuit is used for collecting temperature of a battery pack, the battery pack is formed via series connection of a plurality of batteries, the temperature collection circuit is connected with the processor, the battery pack is connected with the processor through a data collection circuit, the data collection circuit is connected with a balance circuit, the balance circuit is connected with the battery pack, the power supply circuit is connected with a power failure detection circuit, and the power failure detection circuit is connected with the process. The invention has the advantages that whether the power supply circuit supplies power for the whole device can be detected through the power failure detection circuit, the processor can be powered up through the plus 5V part of the data collection circuit in case of power failure, then the CAN (controller area network) communication function of the processor is turned off, only the communication of the data collection circuit is maintained, and whether the battery needs to be balanced is controlled through the monitored voltage when the device works in a state mode of low power consumption.
Description
Technical field
The present invention relates to a kind of battery management system, especially relate to a kind of cell voltage and temperature acquisition apparatus.
Background technology
Now electric automobile rises gradually, and on electric automobile, the battery management system part that is absolutely necessary, manage the life-span that can effectively improve battery batteries of electric automobile, improves the fail safe of battery use.Storage battery is as the part of power-supply system, and play reserve power, deal with the abnormal and particular job situation of electrical network, maintain the key effect that system runs well, be to need highly reliable electric energy to ensure the last line of defense in field.Traditional battery tension sampling adopts traditional AD sampling A/D chip and some peripheral circuits, certainty of measurement is limited, and there is no the pattern of low-power consumption, in monitoring, must power to it, the in the situation that of power-off, can not judge and balanced the consistency of battery, out in the cold aspect temperature acquisition, in the time there is emergency case, battery temperature sharply changes and does not take in time action, cause the generation of accident, leave hidden danger.
Summary of the invention
Technical problem to be solved by this invention is to provide a kind of cell voltage and temperature acquisition apparatus of low-power consumption.
The present invention solves the problems of the technologies described above adopted technical scheme: a kind of cell voltage and temperature acquisition apparatus, comprise processor, power circuit and temperature collection circuit, described power circuit is connected with described processor, described temperature collection circuit gathers the temperature of battery pack, described battery pack is in series by multiple batteries, described temperature collection circuit is connected with described processor, it is characterized in that described battery pack is connected with described processor by data acquisition circuit, described data acquisition circuit is connected with equalizing circuit, described equalizing circuit is connected with battery pack, described power circuit is connected with power-fail detection circuit, described power-fail detection circuit is connected with described processor.
On described processor, be connected with CAN communicating circuit.
Described processor comprises that model is the first chip and the peripheral circuit of PIC33FJ128GP802, described power-fail detection circuit comprises that model is the photoelectrical coupler of AB45S, external power source is anodal to be connected with the first pin of photoelectrical coupler by the first resistance, external power source negative pole is connected with the second pin of photoelectrical coupler, and the 3rd pin of photoelectrical coupler is connected with the 5th pin of the first chip by the second resistance.
Described battery pack comprises the first battery, the second battery, the 3rd battery, the 4th battery, the 5th battery, the 6th battery, the 7th battery, the 8th battery, the 9th battery, the tenth battery, the 11 battery and the 12 battery, and the first battery, the second battery, the 3rd battery, the 4th battery, the 5th battery, the 6th battery, the 7th battery, the 8th battery, the 9th battery, the tenth battery, the 11 battery and the 12 battery are together in series;
Described data acquisition circuit comprises that model is the second chip of LTC6802 and the 3rd chip that model is ADUM1411, the 44 pin of the second described chip is connected with the 14 pin of the 3rd chip by the 3rd resistance, the 43 pin of the second chip is connected with the 13 pin of the 3rd chip by the 4th resistance, the 42 pin of the second chip is connected with the 12 pin of the 3rd chip by the 5th resistance, and the 41 pin of the second chip is connected with the 11 pin of the 3rd chip by the 6th resistance;
Described equalizing circuit comprises the first balance module, the second balance module, the 3rd balance module, the 4th balance module, the 5th balance module, the 6th balance module, the 7th balance module, the 8th balance module, the 9th balance module, the tenth balance module, the 11 balance module and the 12 balance module
The first balance module comprises the 7th resistance, the 8th resistance, the 9th resistance and the first field effect transistor, one end of the 7th resistance is connected with the source electrode of the first field effect transistor, the grid of the first field effect transistor is connected with one end of the 8th resistance, the drain electrode of the first field effect transistor is connected with one end of the 9th resistance, the other end of the 7th resistance is connected with the negative pole of the first battery, the other end of the 8th resistance is connected with the 28 pin of the second chip, and the other end of the 9th resistance is connected with the positive pole of the first battery;
The second balance module comprises the tenth resistance, the 11 resistance, the 12 resistance and the second field effect transistor, one end of the tenth resistance is connected with the source electrode of the second field effect transistor, the grid of the second field effect transistor is connected with one end of the 11 resistance, the drain electrode of the second field effect transistor is connected with one end of the 12 resistance, the other end of the tenth resistance is connected with the positive pole of the first battery, the other end of the 11 resistance is connected with the 26 pin of the second chip, and the other end of the 12 resistance is connected with the positive pole of the second battery;
The 3rd balance module comprises the 13 resistance, the 14 resistance, the 15 resistance and the 3rd field effect transistor, one end of the 13 resistance is connected with the source electrode of the 3rd field effect transistor, the grid of the 3rd field effect transistor is connected with one end of the 14 resistance, the drain electrode of the 3rd field effect transistor is connected with one end of the 15 resistance, the other end of the 13 resistance is connected with the positive pole of the second battery, the other end of the 14 resistance is connected with the 24 pin of the second chip, and the other end of the 15 resistance is connected with the positive pole of the 3rd battery;
The 4th balance module comprises the 16 resistance, the 17 resistance, the 18 resistance and the 4th field effect transistor, one end of the 16 resistance is connected with the source electrode of the 4th field effect transistor, the grid of the 4th field effect transistor is connected with one end of the 17 resistance, the drain electrode of the 4th field effect transistor is connected with one end of the 18 resistance, the other end of the 16 resistance is connected with the positive pole of the 3rd battery, the other end of the 17 resistance is connected with the 22 pin of the second chip, and the other end of the 18 resistance is connected with the positive pole of the 4th battery;
The 5th balance module comprises the 19 resistance, the 20 resistance, the 21 resistance and the 5th field effect transistor, one end of the 19 resistance is connected with the source electrode of the 5th field effect transistor, the grid of the 5th field effect transistor is connected with one end of the 20 resistance, the drain electrode of the 5th field effect transistor is connected with one end of the 21 resistance, the other end of the 19 resistance is connected with the positive pole of the 4th battery, the other end of the 20 resistance is connected with the 20 pin of the second chip, and the other end of the 21 resistance is connected with the positive pole of the 5th battery;
The 6th balance module comprises the 22 resistance, the 23 resistance, the 24 resistance and the 6th field effect transistor, one end of the 22 resistance is connected with the source electrode of the 6th field effect transistor, the grid of the 6th field effect transistor is connected with one end of the 23 resistance, the drain electrode of the 6th field effect transistor is connected with one end of the 24 resistance, the other end of the 22 resistance is connected with the positive pole of the 5th battery, the other end of the 23 resistance is connected with the 18 pin of the second chip, and the other end of the 24 resistance is connected with the positive pole of the 6th battery;
The 7th balance module comprises the 25 resistance, the 26 resistance, the 27 resistance and the 7th field effect transistor,
One end of the 25 resistance is connected with the source electrode of the 7th field effect transistor, the grid of the 7th field effect transistor is connected with one end of the 26 resistance, the drain electrode of the 7th field effect transistor is connected with one end of the 27 resistance, the other end of the 25 resistance is connected with the positive pole of the 6th battery, the other end of the 26 resistance is connected with the 16 pin of the second chip, and the other end of the 27 resistance is connected with the positive pole of the 7th battery;
The 8th balance module comprises the 28 resistance, the 29 resistance, the 30 resistance and the 8th field effect transistor, one end of the 28 resistance is connected with the source electrode of the 8th field effect transistor, the grid of the 8th field effect transistor is connected with one end of the 29 resistance, the drain electrode of the 8th field effect transistor is connected with one end of the 30 resistance, the other end of the 28 resistance is connected with the positive pole of the 7th battery, the other end of the 29 resistance is connected with the 14 pin of the second chip, and the other end of the 30 resistance is connected with the positive pole of the 8th battery;
The 9th balance module comprises the 31 resistance, the 32 resistance, the 33 resistance and the 9th field effect transistor, one end of the 31 resistance is connected with the source electrode of the 9th field effect transistor, the grid of the 9th field effect transistor is connected with one end of the 32 resistance, the drain electrode of the 9th field effect transistor is connected with one end of the 33 resistance, the other end of the 31 resistance is connected with the positive pole of the 8th battery, the other end of the 32 resistance is connected with the 12 pin of the second chip, and the other end of the 33 resistance is connected with the positive pole of the 9th battery;
The tenth balance module comprises the 34 resistance, the 35 resistance, the 36 resistance and the tenth field effect transistor, one end of the 34 resistance is connected with the source electrode of the tenth field effect transistor, the grid of the tenth field effect transistor is connected with one end of the 35 resistance, the drain electrode of the tenth field effect transistor is connected with one end of the 36 resistance, the other end of the 34 resistance is connected with the positive pole of the 9th battery, the other end of the 35 resistance is connected with the tenth pin of the second chip, and the other end of the 36 resistance is connected with the positive pole of the tenth battery;
The 11 balance module comprises the 37 resistance, the 38 resistance, the 39 resistance and the 11 field effect transistor, one end of the 37 resistance is connected with the source electrode of the 11 field effect transistor, the grid of the 11 field effect transistor is connected with one end of the 38 resistance, the drain electrode of the 11 field effect transistor is connected with one end of the 39 resistance, the other end of the 37 resistance is connected with the positive pole of the tenth battery, the other end of the 38 resistance is connected with the 8th pin of the second chip, and the other end of the 39 resistance is connected with the positive pole of the 11 battery;
The 12 balance module comprises the 40 resistance, the 41 resistance, the 42 resistance and the 12 field effect transistor, one end of the 40 resistance is connected with the source electrode of the 12 field effect transistor, the grid of the 12 field effect transistor is connected with one end of the 41 resistance, the drain electrode of the 12 field effect transistor is connected with one end of the 42 resistance, the other end of the 40 resistance is connected with the positive pole of the 11 battery, the other end of the 41 resistance is connected with the 6th pin of the second chip, and the other end of the 42 resistance is connected with the positive pole of the 12 battery;
The 30 pin of the second chip is connected with the negative pole of the first battery, the 27 pin of the second chip is connected with the positive pole of the first battery by the 43 resistance, the 25 pin of the second chip is connected with the positive pole of the second battery by the 44 resistance, the 23 pin of the second chip is connected with the positive pole of the 3rd battery by the 45 resistance, the 21 pin of the second chip is connected with the positive pole of the 4th battery by the 46 resistance, the 19 pin of the second chip is connected with the positive pole of the 5th battery by the 47 resistance, the 17 pin of the second chip is connected with the positive pole of the 6th battery by the 48 resistance, the 15 pin of the second chip is connected with the positive pole of the 7th battery by the 49 resistance, the 13 pin of the second chip is connected with the positive pole of the 8th battery by the 50 resistance, the 11 pin of the second chip is connected with the positive pole of the 9th battery by the 51 resistance, the 9th pin of the second chip is connected with the positive pole of the tenth battery by the 52 resistance, the 7th pin of the second chip is connected with the positive pole of the 11 battery by the 53 resistance, the 5th pin of the second chip is connected with the positive pole of the 12 battery by the 54 resistance.
Described CAN communicating circuit comprises that model is four-core sheet and the peripheral circuit of TJA1040T, and the first pin of described four-core sheet is connected with the 17 pin of the first chip, and the 4th pin of described four-core sheet is connected with the 18 pin of the first chip.
Compared with prior art, advantage of the present invention is to pass through power-fail detection circuit, can detect power circuit and whether provide power supply for whole device, when under power-down conditions, can by data acquisition circuit+5V powers to processor, at this moment processor shuts down CAN communication function, only maintains the communication of data acquisition circuit, is operated under the state model of low-power consumption.By the voltage of monitoring, thereby control whether will carry out equalization operation to battery.
Existing battery manufacture technology cannot guarantee the consistency of jumbo battery, under tandem working, have monomer voltage low must power-off to protect this battery not crossed and put.Traditional device all can only the equilibrium by larger electric current carry out equilibrium to battery in the situation that of externally fed, causes equalizing circuit complexity, and after the increase of output power, temperature raises, and affect stability and the life-span of circuit board, and volume is large, and difficulty is installed.
This patent is in actual application, the time with externally fed is far smaller than the time of not powering, equilibrium long-time for this patent so, little electric current replaces short time, large current balance, and the equilibrium by long-time, little electric current is to reach the consistency of battery voltage of series connection.Large current balance has a problem to be that electric current is large, and the internal resistance of battery is constant, so along with the increase of electric current, there will be and open equilibrium, voltage drops to below target voltage, close the balanced situation more than target voltage that rises to again, and open balancedly with to close monomer voltage gap between balanced large, cause portfolio effect variation.The equilibrium of logical too little current can balancedly be dwindled with the monomer voltage gap of closing between balanced greatly by opening, thereby has further guaranteed balanced effect.This patent low-power consumption function has guaranteed that system is in the process of working long hours, and the energy of autophage is very little, is enough to the long-time power consumption of the system that guarantees.
The setting of equalizing circuit, when needs are during to battery discharge, processor sends order to data acquisition circuit, open the pin of equalizing circuit, make whole discharge loop conducting, so just can discharge to the battery of overtension, reach the object of monomer electric discharge high voltage.
Temperature collection circuit battery temperature in the time there is emergency case sharply changes takes action in time, avoids the generation of accident.
Accompanying drawing explanation
Fig. 1 is circuit block diagram of the present invention;
Fig. 2 is power circuit principle figure of the present invention;
Fig. 3 is power-fail detection circuit schematic diagram of the present invention;
Fig. 4 is CAN communicating circuit schematic diagram of the present invention;
Fig. 5 is equalizing circuit schematic diagram of the present invention;
Fig. 6 is data acquisition circuit schematic diagram of the present invention;
Fig. 7 is processor circuit schematic diagram of the present invention;
Fig. 8 is temperature collection circuit schematic diagram of the present invention.
Embodiment
Below in conjunction with accompanying drawing, embodiment is described in further detail the present invention.
A kind of cell voltage and temperature acquisition apparatus, comprise processor 1, power circuit 2 and temperature collection circuit 3, power circuit 2 is connected with processor 1, temperature collection circuit 3 gathers the temperature of battery pack 4, battery pack 4 is in series by 12 batteries, temperature collection circuit 3 is connected with processor 1, battery pack 4 is connected with processor 1 by data acquisition circuit 5, data acquisition circuit 5 is connected with equalizing circuit 6, equalizing circuit 6 is connected with battery pack 4, power circuit 2 is connected with power-fail detection circuit 7, and power-fail detection circuit 7 is connected with processor 1.
On processor, be connected with CAN communicating circuit 8.
Processor 1 comprises that model is the first chip U601 and peripheral circuit of PIC33FJ128GP802, power-fail detection circuit 7 comprises that model is the photoelectrical coupler U201 of AB45S, the anodal BM POWER+ of external power source is connected with the first pin of photoelectrical coupler U201 by the first resistance R 201, external power source negative pole BM POWER-is connected with the second pin of photoelectrical coupler U201, and the 3rd pin of photoelectrical coupler U201 is connected with the 5th pin of the first chip U601 by the second resistance R 202.
Battery pack 4 comprises the first battery BAT1, the second battery BAT2, the 3rd battery BAT3, the 4th battery BAT4, the 5th battery BAT5, the 6th battery BAT6, the 7th battery BAT7, the 8th battery BAT8, the 9th battery BAT9, the tenth battery BAT10, the 11 battery BAT11 and the 12 battery BAT12, the first battery BAT1, the second battery BAT2, the 3rd battery BAT3, the 4th battery BAT4, the 5th battery BAT5, the 6th battery BAT6, the 7th battery BAT7, the 8th battery BAT8, the 9th battery BAT9, the tenth battery BAT10, the 11 battery BAT11 and the 12 battery BAT12 are together in series,
Data acquisition circuit comprises that model is the second chip U11 of LTC6802 and the 3rd chip U2 that model is ADUM1411, the 44 pin of the second chip U11 is connected with the 14 pin of the 3rd chip U2 by the 3rd resistance R 515, the 43 pin of the second chip U11 is connected with the 13 pin of the 3rd chip U2 by the 4th resistance R 516, the 42 pin of the second chip U11 is connected with the 12 pin of the 3rd chip U2 by the 5th resistance R 517, the 41 pin of the second chip U11 is connected with the 11 pin of the 3rd chip U2 by the 6th resistance R 518,
Equalizing circuit comprises the first balance module, the second balance module, the 3rd balance module, the 4th balance module, the 5th balance module, the 6th balance module, the 7th balance module, the 8th balance module, the 9th balance module, the tenth balance module, the 11 balance module and the 12 balance module
The first balance module comprises the 7th resistance R B1, the 8th resistance R 421, the 9th resistance R 401 and the first field effect transistor MB1, one end of the 7th resistance R B1 is connected with the source electrode of the first field effect transistor MB1, the grid of the first field effect transistor MB1 is connected with one end of the 8th resistance R 421, the drain electrode of the first field effect transistor MB1 is connected with one end of the 9th resistance R 401, the other end of the 7th resistance R B1 is connected with the negative pole of the first battery BAT1, the other end of the 8th resistance R 421 is connected with the 28 pin of the second chip U11, the other end of the 9th resistance R 401 is connected with the positive pole of the first battery BAT1,
The second balance module comprises the tenth resistance R B2, the 11 resistance R 422, the 12 resistance R 402 and the second field effect transistor MB2, one end of the tenth resistance R B2 is connected with the source electrode of the second field effect transistor MB2, the grid of the second field effect transistor MB2 is connected with one end of the 11 resistance R 422, the drain electrode of the second field effect transistor MB2 is connected with one end of the 12 resistance R 402, the other end of the tenth resistance R B2 is connected with the positive pole of the first battery BAT1, the other end of the 11 resistance R 422 is connected with the 26 pin of the second chip U11, the other end of the 12 resistance R 402 is connected with the positive pole of the second battery BAT2,
The 3rd balance module comprises the 13 resistance R B3, the 14 resistance R 423, the 15 resistance R 403 and the 3rd field effect transistor MB3, one end of the 13 resistance R B3 is connected with the source electrode of the 3rd field effect transistor MB3, the grid of the 3rd field effect transistor MB3 is connected with one end of the 14 resistance R 423, the drain electrode of the 3rd field effect transistor MB3 is connected with one end of the 15 resistance R 403, the other end of the 13 resistance R B3 is connected with the positive pole of the second battery BAT2, the other end of the 14 resistance R 423 is connected with the 24 pin of the second chip U11, the other end of the 15 resistance R 403 is connected with the positive pole of the 3rd battery BAT3,
The 4th balance module comprises the 16 resistance R B4, the 17 resistance R 424, the 18 resistance R 404 and the 4th field effect transistor MB4, one end of the 16 resistance R B4 is connected with the source electrode of the 4th field effect transistor MB4, the grid of the 4th field effect transistor MB4 is connected with one end of the 17 resistance R 424, the drain electrode of the 4th field effect transistor MB4 is connected with one end of the 18 resistance R 404, the other end of the 16 resistance R B4 is connected with the positive pole of the 3rd battery BAT3, the other end of the 17 resistance R 424 is connected with the 22 pin of the second chip U11, the other end of the 18 resistance R 404 is connected with the positive pole of the 4th battery BAT4,
The 5th balance module comprises the 19 resistance R B5, the 20 resistance R 425, the 21 resistance R 405 and the 5th field effect transistor MB5, one end of the 19 resistance R B5 is connected with the source electrode of the 5th field effect transistor MB5, the grid of the 5th field effect transistor MB5 is connected with one end of the 20 resistance R 425, the drain electrode of the 5th field effect transistor MB5 is connected with one end of the 21 resistance R 405, the other end of the 19 resistance R B5 is connected with the positive pole of the 4th battery BAT4, the other end of the 20 resistance R 425 is connected with the 20 pin of the second chip U11, the other end of the 21 resistance R 405 is connected with the positive pole of the 5th battery BAT5,
The 6th balance module comprises the 22 resistance R B6, the 23 resistance R 426, the 24 resistance R 406 and the 6th field effect transistor MB6, one end of the 22 resistance R B6 is connected with the source electrode of the 6th field effect transistor MB6, the grid of the 6th field effect transistor MB6 is connected with one end of the 23 resistance R 426, the drain electrode of the 6th field effect transistor MB6 is connected with one end of the 24 resistance R 406, the other end of the 22 resistance R B6 is connected with the positive pole of the 5th battery BAT5, the other end of the 23 resistance R 426 is connected with the 18 pin of the second chip U11, the other end of the 24 resistance R 406 is connected with the positive pole of the 6th battery BAT6,
The 7th balance module comprises the 25 resistance R B7, the 26 resistance R 427, the 27 resistance R 407 and the 7th field effect transistor MB7, one end of the 25 resistance R B7 is connected with the source electrode of the 7th field effect transistor MB7, the grid of the 7th field effect transistor MB7 is connected with one end of the 26 resistance R 427, the drain electrode of the 7th field effect transistor MB7 is connected with one end of the 27 resistance R 407, the other end of the 25 resistance R B7 is connected with the positive pole of the 6th battery BAT6, the other end of the 26 resistance R 427 is connected with the 16 pin of the second chip U11, the other end of the 27 resistance R 407 is connected with the positive pole of the 7th battery BAT7,
The 8th balance module comprises the 28 resistance R B8, the 29 resistance R 428, the 30 resistance R 408 and the 8th field effect transistor MB8, one end of the 28 resistance R B8 is connected with the source electrode of the 8th field effect transistor MB8, the grid of the 8th field effect transistor MB8 is connected with one end of the 29 resistance R 428, the drain electrode of the 8th field effect transistor MB8 is connected with one end of the 30 resistance R 408, the other end of the 28 resistance R B8 is connected with the positive pole of the 7th battery BAT7, the other end of the 29 resistance R 428 is connected with the 14 pin of the second chip U11, the other end of the 30 resistance R 408 is connected with the positive pole of the 8th battery BAT8,
The 9th balance module comprises the 31 resistance R B9, the 32 resistance R 429, the 33 resistance R 409 and the 9th field effect transistor MB9, one end of the 31 resistance R B9 is connected with the source electrode of the 9th field effect transistor MB9, the grid of the 9th field effect transistor MB9 is connected with one end of the 32 resistance R 429, the drain electrode of the 9th field effect transistor MB9 is connected with one end of the 33 resistance R 409, the other end of the 31 resistance R B9 is connected with the positive pole of the 8th battery BAT8, the other end of the 32 resistance R 429 is connected with the 12 pin of the second chip U11, the other end of the 33 resistance R 409 is connected with the positive pole of the 9th battery BAT9,
The tenth balance module comprises the 34 resistance R B10, the 35 resistance R 430, the 36 resistance R 410 and the tenth field effect transistor MB10, one end of the 34 resistance R B10 is connected with the source electrode of the tenth field effect transistor MB10, the grid of the tenth field effect transistor MB10 is connected with one end of the 35 resistance R 430, the drain electrode of the tenth field effect transistor MB10 is connected with one end of the 36 resistance R 410, the other end of the 34 resistance R B10 is connected with the positive pole of the 9th battery BAT9, the other end of the 35 resistance R 430 is connected with the tenth pin of the second chip U11, the other end of the 36 resistance R 410 is connected with the positive pole of the tenth battery BAT10,
The 11 balance module comprises the 37 resistance R B11, the 38 resistance R 431, the 39 resistance R the 411 and the 11 field effect transistor MB11, one end of the 37 resistance R B11 is connected with the source electrode of the 11 field effect transistor MB11, the grid of the 11 field effect transistor MB11 is connected with one end of the 38 resistance R 431, the drain electrode of the 11 field effect transistor MB11 is connected with one end of the 39 resistance R 411, the other end of the 37 resistance R B11 is connected with the positive pole of the tenth battery BAT10, the other end of the 38 resistance R 431 is connected with the 8th pin of the second chip U11, the other end of the 39 resistance R 411 is connected with the positive pole of the 11 battery BAT11,
The 12 balance module comprises the 40 resistance R B12, the 41 resistance R 432, the 42 resistance R the 412 and the 12 field effect transistor MB12, one end of the 40 resistance R B12 is connected with the source electrode of the 12 field effect transistor MB12, the grid of the 12 field effect transistor MB12 is connected with one end of the 41 resistance R 432, the drain electrode of the 12 field effect transistor MB12 is connected with one end of the 42 resistance R 412, the other end of the 40 resistance R B12 is connected with the positive pole of the 11 battery BAT11, the other end of the 41 resistance R 432 is connected with the 6th pin of the second chip U11, the other end of the 42 resistance R 412 is connected with the positive pole of the 12 battery BAT12,
The 30 pin of the second chip U11 is connected with the negative pole of the first battery BAT1, the 27 pin of the second chip U11 is connected with the positive pole of the first battery BAT1 by the 43 resistance R 501, the 25 pin of the second chip U11 is connected with the positive pole of the second battery BAT2 by the 44 resistance R 502, the 23 pin of the second chip U11 is connected with the positive pole of the 3rd battery BAT3 by the 45 resistance R 503, the 21 pin of the second chip U11 is connected with the positive pole of the 4th battery BAT4 by the 46 resistance R 504, the 19 pin of the second chip U11 is connected with the positive pole of the 5th battery BAT5 by the 47 resistance R 505, the 17 pin of the second chip U11 is connected with the positive pole of the 6th battery BAT6 by the 48 resistance R 506, the 15 pin of the second chip U11 is connected with the positive pole of the 7th battery BAT7 by the 49 resistance R 507, the 13 pin of the second chip U11 is connected with the positive pole of the 8th battery BAT8 by the 50 resistance R 508, the 11 pin of the second chip U11 is connected with the positive pole of the 9th battery BAT9 by the 51 resistance R 509, the 9th pin of the second chip U11 is connected with the positive pole of the tenth battery BAT10 by the 52 resistance R 510, the 7th pin of the second chip U11 is connected with the positive pole of the 11 battery BAT11 by the 53 resistance R 511, the 5th pin of the second chip U11 is connected with the positive pole of the 12 battery BAT12 by the 54 resistance R 512.
CAN communicating circuit comprises that model is four-core sheet U301 and the peripheral circuit of TJA1040T, the first pin of four-core sheet U301 is connected with the 17 pin of the first chip U601, and the 4th pin of four-core sheet U301 is connected with the 18 pin of the first chip U601.
Operation principle of the present invention:
One: power circuit
LM2576 chip and NCP565D2T33G chip and filter circuit for power acquisition, in the situation that input voltage 9～36V inputs on a large scale, still can for whole device provide stable+5V and+3.3V voltage, to guarantee that device can normally work.
Two: power-fail detection circuit
Be to judge whether this device enters the Main Basis of low-power consumption mode, therefore this circuit must be guaranteed the correctness of judgement.
This circuit adopts optocoupler AB45S, 3 of optocoupler, 4 end conductings in the time switching on power, INT1 end can detect as high level by single-chip microcomputer, and 3 of optocoupler, 4 end cut-offs in the time of powered-down, INT1 end can detect by single-chip microcomputer that to be that this circuit of low level has antijamming capability strong, and working stability is contactless, long service life, efficiency of transmission high.By to supply voltage detection of power loss, operating state that can determining device.
Three: CAN communicating circuit
CAN communicating circuit adopts TJA1040T chip, CANRX and CANTX is converted to CANH and the CANL signal of standard, and the filter circuit increasing after TJA1040T chip can effectively be removed the interference in CAN communication transfer, has improved the reliability of communication.
Four: equalizing circuit
Equalizing circuit adopts BZT52C6V2 chip, and when needs are during to battery discharge, single-chip microcomputer sends order to LTC6802, open balanced pin S1, make whole discharge loop conducting, so just can discharge to the battery of overtension, reach the object of monomer electric discharge high voltage.
Five: processor
CPU adopts the PIC33FJ128GP802 chip of macrochip company, this chip has timer, input capture, output comparison, Serial Peripheral Interface (SPI) (SPI), UART Universal Asynchronous Receiver Transmitter (UART), enhancement mode CAN(ECAN), the function such as data converter interface (DCI), 10/12 analog to digital converters (DAC), comparator module, real-time clock and calendar (RTCC), the mode that can communicate by letter by SPI reads the data that LTC6802 gathers, and can communication be arrived to other-end by the mode of CAN communication.
Six: data acquisition circuit
Data acquisition is to adopt LTC6802 battery monitoring chip to gather, its built-in 12 ADC, an accurate voltage reference, a high voltage input multiplexer and a serial line interface.Each LTC6802 can measure the nearly voltages of 12 serial connection batteries under up to the condition of 60V at common mode input.In order to reduce to greatest extent power, LTC6802 provides a kind of measurement pattern, is intended to monitor overvoltage and the undervoltage condition of every batteries.In the time that this device is operated in the pattern of low-power consumption, LTC6802 is operated in measurement pattern, each battery input is designed with a MOSFET switch being associated, and for the battery that overcharges is discharged, the measurement of the voltage of this device and equilibrium are all realized by this chip.
Seven: temperature collection circuit
Temperature adopts the temp probe of automobile-used level, this probe is actual is thermistor, then adopt the mode of dividing potential drop voltage signal to be input on 10/12 analog to digital converter pins of PIC33FJ128GP802 chip, by the AD value collecting, calculate the resistance of thermistor, and then calculate temperature.
Low-power consumption mode:
Pass through power-fail detection circuit, can detect power circuit and whether provide power supply for whole device, when under power-down conditions, can provide by the Vreg of LTC6802+5V powers to single-chip microcomputer, at this moment single-chip microcomputer is turned off the function of CAN communication, only maintains the communication of LTC6802, is operated under the state model of low-power consumption, by the voltage of monitoring, thereby control whether will carry out equalization operation to battery.
The PIC33FJ128GP802 chip that single-chip microcomputer has adopted MICROCHIP company to release, self-programming while supporting operation, in the design process of this device, has increased the function of bootstrap loader, can upgrade to Single Chip Microcomputer (SCM) program by the mode of CAN communication.This provides convenience to the upgrading of installing later maintenance and function.
Claims (4)
1. a cell voltage and temperature acquisition apparatus, it is characterized in that comprising processor, power circuit and temperature collection circuit, described power circuit is connected with described processor, described temperature collection circuit gathers the temperature of battery pack, described battery pack is in series by multiple batteries, described temperature collection circuit is connected with described processor, it is characterized in that described battery pack is connected with described processor by data acquisition circuit, described data acquisition circuit is connected with equalizing circuit, described equalizing circuit is connected with battery pack, described power circuit is connected with power-fail detection circuit, described power-fail detection circuit is connected with described processor, described processor comprises that model is the first chip and the peripheral circuit of PIC33FJ128GP802, described power-fail detection circuit comprises that model is the photoelectrical coupler of AB45S, external power source is anodal to be connected with the first pin of photoelectrical coupler by the first resistance, external power source negative pole is connected with the second pin of photoelectrical coupler, and the 3rd pin of photoelectrical coupler is connected with the 5th pin of the first chip by the second resistance.
2. a kind of cell voltage according to claim 1 and temperature acquisition apparatus, is characterized in that being connected with CAN communicating circuit on described processor.
3. a kind of cell voltage according to claim 1 and temperature acquisition apparatus, it is characterized in that described battery pack comprises the first battery, the second battery, the 3rd battery, the 4th battery, the 5th battery, the 6th battery, the 7th battery, the 8th battery, the 9th battery, the tenth battery, the 11 battery and the 12 battery, the first battery, the second battery, the 3rd battery, the 4th battery, the 5th battery, the 6th battery, the 7th battery, the 8th battery, the 9th battery, the tenth battery, the 11 battery and the 12 battery are together in series;
Described data acquisition circuit comprises that model is the second chip of LTC6802 and the 3rd chip that model is ADUM1411, the 44 pin of the second described chip is connected with the 14 pin of the 3rd chip by the 3rd resistance, the 43 pin of the second chip is connected with the 13 pin of the 3rd chip by the 4th resistance, the 42 pin of the second chip is connected with the 12 pin of the 3rd chip by the 5th resistance, and the 41 pin of the second chip is connected with the 11 pin of the 3rd chip by the 6th resistance;
Described equalizing circuit comprises the first balance module, the second balance module, the 3rd balance module, the 4th balance module, the 5th balance module, the 6th balance module, the 7th balance module, the 8th balance module, the 9th balance module, the tenth balance module, the 11 balance module and the 12 balance module
The first balance module comprises the 7th resistance, the 8th resistance, the 9th resistance and the first field effect transistor, one end of the 7th resistance is connected with the source electrode of the first field effect transistor, the grid of the first field effect transistor is connected with one end of the 8th resistance, the drain electrode of the first field effect transistor is connected with one end of the 9th resistance, the other end of the 7th resistance is connected with the negative pole of the first battery, the other end of the 8th resistance is connected with the 28 pin of the second chip, and the other end of the 9th resistance is connected with the positive pole of the first battery;
The second balance module comprises the tenth resistance, the 11 resistance, the 12 resistance and the second field effect transistor, one end of the tenth resistance is connected with the source electrode of the second field effect transistor, the grid of the second field effect transistor is connected with one end of the 11 resistance, the drain electrode of the second field effect transistor is connected with one end of the 12 resistance, the other end of the tenth resistance is connected with the positive pole of the first battery, the other end of the 11 resistance is connected with the 26 pin of the second chip, and the other end of the 12 resistance is connected with the positive pole of the second battery;
The 3rd balance module comprises the 13 resistance, the 14 resistance, the 15 resistance and the 3rd field effect transistor, one end of the 13 resistance is connected with the source electrode of the 3rd field effect transistor, the grid of the 3rd field effect transistor is connected with one end of the 14 resistance, the drain electrode of the 3rd field effect transistor is connected with one end of the 15 resistance, the other end of the 13 resistance is connected with the positive pole of the second battery, the other end of the 14 resistance is connected with the 24 pin of the second chip, and the other end of the 15 resistance is connected with the positive pole of the 3rd battery;
The 4th balance module comprises the 16 resistance, the 17 resistance, the 18 resistance and the 4th field effect transistor, one end of the 16 resistance is connected with the source electrode of the 4th field effect transistor, the grid of the 4th field effect transistor is connected with one end of the 17 resistance, the drain electrode of the 4th field effect transistor is connected with one end of the 18 resistance, the other end of the 16 resistance is connected with the positive pole of the 3rd battery, the other end of the 17 resistance is connected with the 22 pin of the second chip, and the other end of the 18 resistance is connected with the positive pole of the 4th battery;
The 5th balance module comprises the 19 resistance, the 20 resistance, the 21 resistance and the 5th field effect transistor, one end of the 19 resistance is connected with the source electrode of the 5th field effect transistor, the grid of the 5th field effect transistor is connected with one end of the 20 resistance, the drain electrode of the 5th field effect transistor is connected with one end of the 21 resistance, the other end of the 19 resistance is connected with the positive pole of the 4th battery, the other end of the 20 resistance is connected with the 20 pin of the second chip, and the other end of the 21 resistance is connected with the positive pole of the 5th battery;
The 6th balance module comprises the 22 resistance, the 23 resistance, the 24 resistance and the 6th field effect transistor, one end of the 22 resistance is connected with the source electrode of the 6th field effect transistor, the grid of the 6th field effect transistor is connected with one end of the 23 resistance, the drain electrode of the 6th field effect transistor is connected with one end of the 24 resistance, the other end of the 22 resistance is connected with the positive pole of the 5th battery, the other end of the 23 resistance is connected with the 18 pin of the second chip, and the other end of the 24 resistance is connected with the positive pole of the 6th battery;
The 7th balance module comprises the 25 resistance, the 26 resistance, the 27 resistance and the 7th field effect transistor, one end of the 25 resistance is connected with the source electrode of the 7th field effect transistor, the grid of the 7th field effect transistor is connected with one end of the 26 resistance, the drain electrode of the 7th field effect transistor is connected with one end of the 27 resistance, the other end of the 25 resistance is connected with the positive pole of the 6th battery, the other end of the 26 resistance is connected with the 16 pin of the second chip, and the other end of the 27 resistance is connected with the positive pole of the 7th battery;
The 8th balance module comprises the 28 resistance, the 29 resistance, the 30 resistance and the 8th field effect transistor, one end of the 28 resistance is connected with the source electrode of the 8th field effect transistor, the grid of the 8th field effect transistor is connected with one end of the 29 resistance, the drain electrode of the 8th field effect transistor is connected with one end of the 30 resistance, the other end of the 28 resistance is connected with the positive pole of the 7th battery, the other end of the 29 resistance is connected with the 14 pin of the second chip, and the other end of the 30 resistance is connected with the positive pole of the 8th battery;
The 9th balance module comprises the 31 resistance, the 32 resistance, the 33 resistance and the 9th field effect transistor, one end of the 31 resistance is connected with the source electrode of the 9th field effect transistor, the grid of the 9th field effect transistor is connected with one end of the 32 resistance, the drain electrode of the 9th field effect transistor is connected with one end of the 33 resistance, the other end of the 31 resistance is connected with the positive pole of the 8th battery, the other end of the 32 resistance is connected with the 12 pin of the second chip, and the other end of the 33 resistance is connected with the positive pole of the 9th battery;
The tenth balance module comprises the 34 resistance, the 35 resistance, the 36 resistance and the tenth field effect transistor, one end of the 34 resistance is connected with the source electrode of the tenth field effect transistor, the grid of the tenth field effect transistor is connected with one end of the 35 resistance, the drain electrode of the tenth field effect transistor is connected with one end of the 36 resistance, the other end of the 34 resistance is connected with the positive pole of the 9th battery, the other end of the 35 resistance is connected with the tenth pin of the second chip, and the other end of the 36 resistance is connected with the positive pole of the tenth battery;
The 11 balance module comprises the 37 resistance, the 38 resistance, the 39 resistance and the 11 field effect transistor, one end of the 37 resistance is connected with the source electrode of the 11 field effect transistor, the grid of the 11 field effect transistor is connected with one end of the 38 resistance, the drain electrode of the 11 field effect transistor is connected with one end of the 39 resistance, the other end of the 37 resistance is connected with the positive pole of the tenth battery, the other end of the 38 resistance is connected with the 8th pin of the second chip, and the other end of the 39 resistance is connected with the positive pole of the 11 battery;
The 12 balance module comprises the 40 resistance, the 41 resistance, the 42 resistance and the 12 field effect transistor, one end of the 40 resistance is connected with the source electrode of the 12 field effect transistor, the grid of the 12 field effect transistor is connected with one end of the 41 resistance, the drain electrode of the 12 field effect transistor is connected with one end of the 42 resistance, the other end of the 40 resistance is connected with the positive pole of the 11 battery, the other end of the 41 resistance is connected with the 6th pin of the second chip, and the other end of the 42 resistance is connected with the positive pole of the 12 battery;
The 30 pin of the second chip is connected with the negative pole of the first battery, the 27 pin of the second chip is connected with the positive pole of the first battery by the 43 resistance, the 25 pin of the second chip is connected with the positive pole of the second battery by the 44 resistance, the 23 pin of the second chip is connected with the positive pole of the 3rd battery by the 45 resistance, the 21 pin of the second chip is connected with the positive pole of the 4th battery by the 46 resistance, the 19 pin of the second chip is connected with the positive pole of the 5th battery by the 47 resistance, the 17 pin of the second chip is connected with the positive pole of the 6th battery by the 48 resistance, the 15 pin of the second chip is connected with the positive pole of the 7th battery by the 49 resistance, the 13 pin of the second chip is connected with the positive pole of the 8th battery by the 50 resistance, the 11 pin of the second chip is connected with the positive pole of the 9th battery by the 51 resistance, the 9th pin of the second chip is connected with the positive pole of the tenth battery by the 52 resistance, the 7th pin of the second chip is connected with the positive pole of the 11 battery by the 53 resistance, the 5th pin of the second chip is connected with the positive pole of the 12 battery by the 54 resistance.
4. a kind of cell voltage according to claim 2 and temperature acquisition apparatus, it is characterized in that described CAN communicating circuit comprises that model is four-core sheet and the peripheral circuit of TJA1040T, the first pin of described four-core sheet is connected with the 17 pin of the first chip, and the 4th pin of described four-core sheet is connected with the 18 pin of the first chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110295806.4A CN102437598B (en) | 2011-09-30 | 2011-09-30 | Battery voltage and temperature sampling device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110295806.4A CN102437598B (en) | 2011-09-30 | 2011-09-30 | Battery voltage and temperature sampling device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102437598A CN102437598A (en) | 2012-05-02 |
| CN102437598B true CN102437598B (en) | 2014-07-09 |
Family
ID=45985517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110295806.4A Expired - Fee Related CN102437598B (en) | 2011-09-30 | 2011-09-30 | Battery voltage and temperature sampling device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102437598B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108832211B (en) * | 2018-08-23 | 2023-12-19 | 合肥澎湃能源技术有限公司 | Active equalization circuit for battery pack |
| CN110907688B (en) * | 2018-09-17 | 2021-01-29 | 宁德时代新能源科技股份有限公司 | Power failure detection circuit and control method thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070257642A1 (en) * | 2003-06-19 | 2007-11-08 | Sean Xiao | Battery cell monitoring and balancing circuit |
| CN200979994Y (en) * | 2006-06-30 | 2007-11-21 | 宁波力达物料搬运设备厂 | A storage battery charger |
| CN201466785U (en) * | 2009-03-09 | 2010-05-12 | 武汉理工大学 | Fuel-cell standby power supply device for communication |
| CN201821092U (en) * | 2010-10-21 | 2011-05-04 | 天津光电通信技术有限公司 | Protective circuit for lithium power battery packs |
| CN202260534U (en) * | 2011-09-30 | 2012-05-30 | 宁波拜特测控技术有限公司 | Battery voltage and temperature acquisition apparatus |
-
2011
- 2011-09-30 CN CN201110295806.4A patent/CN102437598B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102437598A (en) | 2012-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101834457B (en) | Lithium battery management system | |
| CN203951214U (en) | A kind of super capacitor charging monitoring and controlling system | |
| CN211208607U (en) | Monitoring device for battery management system and battery management system | |
| CN202260534U (en) | Battery voltage and temperature acquisition apparatus | |
| CN102156679A (en) | PCIE interface-based solid state disk power-down protection method and device | |
| CN105871004B (en) | Power type battery discharge prevention system and its guard method | |
| CN104467040A (en) | Vehicle-mounted uninterruptible power supply (UPS) storage battery control and management device | |
| CN202679060U (en) | Uninterrupted power source management system of seabed observation network | |
| CN104167800A (en) | Lithium battery management system and method capable of expanding communication standby power supply | |
| CN103227350A (en) | Intelligent battery management system and method for medical equipment | |
| WO2013169493A1 (en) | Methods and systems for battery management and charger control | |
| CN101587972B (en) | Double cell control method | |
| CN201204725Y (en) | Intelligent switch controller for solar street lamp | |
| CN102437598B (en) | Battery voltage and temperature sampling device | |
| CN102684269A (en) | Intelligent control system of nano lead-acid storage battery | |
| TWI628890B (en) | Synchronous control system architecture to improve energy efficiency | |
| CN113659685A (en) | Small-size battery management system of simulation electric automobile battery charge-discharge management | |
| CN203536994U (en) | Vehicle-mounted uninterruptible power supply storage battery control and management device | |
| CN202872392U (en) | Intelligent control device of nano lead-acid storage battery | |
| CN108695566B (en) | Synchronous control system architecture for improving energy-saving efficiency | |
| CN204461635U (en) | Based on solar powered high voltage bus wireless temperature monitoring device | |
| CN103311590A (en) | Intelligent maintenance device for lead-acid batteries | |
| CN203352229U (en) | Lead-acid battery intelligent activation device | |
| CN206894270U (en) | Battery management system | |
| CN204886310U (en) | Lithium battery management system based on ARM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140709 Termination date: 20170930 |