CN102262595A - Extended addressing method for microprocessor - Google Patents
Extended addressing method for microprocessor Download PDFInfo
- Publication number
- CN102262595A CN102262595A CN2011102148071A CN201110214807A CN102262595A CN 102262595 A CN102262595 A CN 102262595A CN 2011102148071 A CN2011102148071 A CN 2011102148071A CN 201110214807 A CN201110214807 A CN 201110214807A CN 102262595 A CN102262595 A CN 102262595A
- Authority
- CN
- China
- Prior art keywords
- microprocessor
- address
- data
- storer
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Microcomputers (AREA)
Abstract
The invention discloses an extended addressing method for a microprocessor. The extended addressing method comprises the following steps of: determining a set register by the microprocessor; setting the set register according to an in-operation data address; and judging a transmission mark, and reading and writing the register by combining a high address of the set register. By using the extended addressing method, the microprocessor can finish data reading and writing of a whole piece of memory chip of which the addressing capacity is far greater than that of the microprocessor, and the microprocessor can finish mass data temporary storage or storage during electrification working process.
Description
Technical field
The present invention relates to a kind of microprocessor extensions addressing method.
Background technology
Along with the electronic equipment integrated level is more and more higher, the data volume of need handling is increasing, for microprocessor deposit and storage capacity require also more and more higher, if, cause the waste of resource unavoidably from selecting microprocessor for use based on the angle of internal memory and storage capacity.Under high integration, low-power consumption and low-cost Electronic Design require, some microprocessors enjoy favor owing to interface function is powerful, and this often contradicts with data processing and storage capacity, need extensive expansion to deposit and storage capacity, and microprocessor access external data memory capacity is subjected to the very big restriction of itself relevant interface pin number, there is no special-purpose extensive address expansion special chip at present; If consider to realize relatively difficulty, and when expanding a large amount of address bus quantity, need a plurality of internal memories or storage chip, be unfavorable for the system integration and reduce power consumption by programmable logic device (PLD) expansion microprocessor addressing register chip selection signal.
Summary of the invention
Technology of the present invention is dealt with problems and is: overcome the deficiencies in the prior art, a kind of microprocessor extensions addressing method is provided.Adopt the present invention that microprocessor is finished the reading and writing data much larger than the full wafer storage chip of its addressing capability, make microprocessor in the process of working on power, finish the temporary or storage of mass data.
Technical solution of the present invention is:
A kind of microprocessor extensions addressing method can be used for making microprocessor to realize the storer greater than the microprocessor addressing range is carried out read-write operation, may further comprise the steps:
S1: in the register of microprocessor, choose the one or more registers that are provided with that are used to expand the microprocessor addressing range; The described register that is provided with is used to store extended address above the microprocessor addressing range;
S2: when microprocessor need write storer or read operation before, determine to be operated the memory address of data in storer; The memory address of described service data can be divided into high address and low order address, and wherein the low order address figure place is identical with the Microprocessor Address figure place, and the high address figure place is the figure place that exceeds Microprocessor Address; Microprocessor writes described high address register is set, and will transmit sign and be changed to effectively;
S3: latch the high address that will be provided with in the register, and the transmission sign is detected, if the transmission sign is invalid, then returns S2 to register setting is set; If the transmission sign effectively, then change S4 over to;
S4: microprocessor writes or read operation being operated data:
When writing data, the low order address that microprocessor directly will be operated data outputs to storer, the high address that the storer utilization is latched and the low order address of input, and the data that are operated that microprocessor is exported are written in the storer;
When reading of data, the low order address that microprocessor directly will be operated data outputs to storer, and the high address that the storer utilization is latched and the low order address of input carry out addressing to being operated data, reads for microprocessor;
Microprocessor returns S2 to after belonging to the operation that is operated data in the scope of same high address and finishing.
Described quantity l=(k-m)/n that register is set if l is not an integer, gets the smallest positive integral greater than this number, and wherein, k is the memory address bus bit wide; M is the microprocessor address bus bit wide; N is a data bus bit wide between microprocessor and storer.
The present invention compared with prior art has following advantage:
(1) the present invention carries out piecemeal by microprocessor to memory storage space, the storage address utilization that will exceed the microprocessor addressing range is provided with register and stores, before reading and writing data, to register setting is set, when reading and writing data, carry out addressing in conjunction with the direct-connected address bus of high address in the register and little processing and storer is set, can under the situation that influences microprocessor stores speed hardly, realize expansion the memory addressing scope.
When (2) the present invention adopts and register pair microprocessor addressing content to be set to expand, utilize register in the microprocessor to latch the method that exceeds microprocessor addressing range address date and be convenient to Project Realization.Under the control of transmission sign, can once finish repeatedly data write operation in same address realm, when address realm changes, only need to change the high address content that is provided with in the register, do not connect and do not need to change existing hardware, therefore lowered the complexity of Project Realization.
Description of drawings
Fig. 1 is a process flow diagram of the present invention;
Fig. 2 is an embodiment of the invention structural drawing.
Embodiment
Below just in conjunction with the accompanying drawings the present invention is done further introduction.
Microprocessor extensions addressing method of the present invention can be realized the data that exceed the microprocessor addressing range are operated.
Based on the method for the invention, carry out hardware design after, realize that module comprises: microprocessor, programmable logic device (PLD) and be used for data are carried out memory storing.Be illustrated in figure 2 as structural representation of the present invention.The annexation of each device and module is: microprocessor and storer have the data bus that bit wide is nbit; Address and command signal between microprocessor and storer are transmitted by programming device, comprise between microprocessor and the programming device: the mbit address bus of microprocessor addressing register, nbit data bus and sheet choosing, read-write control signal; Comprise between programming device and the storer: the kbit address bus of storer, nbit data bus and sheet choosing, read-write control signal, k=m+e wherein, e is extended address bus position.
Below just introduce operation steps of the present invention in conjunction with above-mentioned hardware design and process flow diagram shown in Figure 1:
(1) microprocessor setting
Little processing is with a slice or the several central processing units that large scale integrated circuit is formed.These circuit are carried out the function of control assembly and arithmetic logical unti.Microprocessor is compared with traditional central processing unit, and it is little to have a volume, in light weight and easy modular advantage.The element of microprocessor has: register file, arithmetical unit, sequential control circuit, and data and address bus.Microprocessor can finish instruction fetch, execution command and with operations such as extraneous storer and logical block exchange message, be the s operation control part of microcomputer.All kinds of single-chip microcomputers, ARM, DSP etc. commonly used in the communications electronics engineering all belong to microprocessor.
Microprocessor has special-purpose selected cell, generally comprise address bus, data bus and sheet choosing, read-write control signal, each all has exclusive register controlled, and under the situation of not doing expansion, the microprocessor addressing capability is confined to the quantity of address bus and chip selection signal.
In the method, for making things convenient for addressing control, the register of choosing some in microprocessor is as register is set, register is set is used to store extended address above the microprocessor addressing range, register quantity l is set can be by formula l=(k-m)/n (if l be an integer, get smallest positive integral greater than this number) calculate, with above-mentioned corresponding, the k in the formula is the memory address bus bit wide; M is the microprocessor address bus bit wide; N is a data bus bit wide between microprocessor and storer.
Register and programmable logic device (PLD) one are set are used from the extended address state that storage surpasses the microprocessor addressing range.
(2) before the data manipulation, microprocessor is prepared
Microprocessor need storer is write or read operation before, determine to be operated data corresponding memory address in storer earlier.Be operated the memory address of data in storer and can be divided into high address and low order address.According to the addressing range of microprocessor, high address and low order address are defined among the present invention, the address within the microprocessor addressing range belongs to low order address, and the address that exceeds little processing addressing range belongs to the high address.Therefore, corresponding any one data, if its memory address exceeds little processing addressing range, after then having determined to be operated the high address and low order address of data, the high address will be written into register will be set.
In the present invention, each is provided with register can only deposit the extended address position that maximum is no more than microprocessor data position (nbit), if the extended address figure place is smaller or equal to nbit, (as if l is not integer according to formula l=(k-m)/n, get smallest positive integral greater than this number) to calculate l be 1, promptly only needs one register is set can finishes storage to extended address.For ease of the continued operation of microprocessor to storer, in microprocessor, to choose when register is set, the maximum address register of selecting microprocessor is as register is set.
If the extended address figure place is greater than nbit, calculate l greater than 1 according to formula l=(k-m)/n (, getting smallest positive integral) greater than this number if l is not an integer, promptly need a plurality of registers that are provided with to finish storage to extended address.For ease of the continued operation of microprocessor to storer, in microprocessor, choose when register is set, select microprocessor register to be set from the continuous several address registers conducts of maximum address register, number is identical with l.
(3) before the data manipulation, programming device is prepared
Programmable logic device (PLD) is judged the microprocessor addressed state by being connected with the hardware of microprocessor:
If microprocessor writes address date to register is set, behind the programmable logic device (PLD) correct judgment, with the data latching that is provided with in the register, and give the e bit extended address that is connected with memory hardware bus with data, set transmission sign effectively, the m bit address bus that will be connected with microprocessor, storer in programming device inside is direct-connected, and is simultaneously that the choosing of its sheet that is connected with microprocessor, storer respectively, read-write control signal is direct-connected;
If microprocessor is to register register read write data in addition is set, programmable logic device (PLD) is judged this operation and is checked that transmission indicates, if transmission flag set, can directly carry out read-write operation to the storer low order address by programmable logic device (PLD) is inner direct-connected, if transmission indicates not set, then the programmable logic device (PLD) interconnector does not connect, can't operate the storer low order address, need read the data that are provided with in the register again, and give the e bit extended address that is connected with memory hardware bus, and to the transmission flag set.
(4) data writing or reading
When microprocessor carries out read-write operation to storer first, need earlier to register write store high address status data is set, latch through programmable logic device (PLD), deliver to the storer upper address bits, programmable logic device (PLD) will be transmitted flag set simultaneously, and little processing low order address and storer low order address, sheet choosing and read-write control signal is direct-connected, so far, microprocessor just can be to storer low order address direct read in the memory block of high address representative; Change storer high address state as need, then write the change status data to register is set again, then the low order address in the respective memory piece of high address representative is directly carried out read-write operation.
The unspecified part of the present invention belongs to general knowledge as well known to those skilled in the art.
Claims (2)
1. a microprocessor extensions addressing method can be used for making microprocessor to realize the storer greater than the microprocessor addressing range is carried out read-write operation, it is characterized in that may further comprise the steps:
S1: in the register of microprocessor, choose the one or more registers that are provided with that are used to expand the microprocessor addressing range; The described register that is provided with is used to store extended address above the microprocessor addressing range;
S2: when microprocessor need write storer or read operation before, determine to be operated the memory address of data in storer; The memory address of described service data can be divided into high address and low order address, and wherein the low order address figure place is identical with the Microprocessor Address figure place, and the high address figure place is the figure place that exceeds Microprocessor Address; Microprocessor writes described high address register is set, and will transmit sign and be changed to effectively;
S3: latch the high address that will be provided with in the register, and the transmission sign is detected, if the transmission sign is invalid, then returns S2 to register setting is set; If the transmission sign effectively, then change S4 over to;
S4: microprocessor writes or read operation being operated data:
When writing data, the low order address that microprocessor directly will be operated data outputs to storer, the high address that the storer utilization is latched and the low order address of input, and the data that are operated that microprocessor is exported are written in the storer;
When reading of data, the low order address that microprocessor directly will be operated data outputs to storer, and the high address that the storer utilization is latched and the low order address of input carry out addressing to being operated data, reads for microprocessor;
Microprocessor returns S2 to after belonging to the operation that is operated data in the scope of same high address and finishing.
2. a kind of microprocessor extensions addressing method according to claim 1 is characterized in that: described quantity l=(k-m)/n that register is set, if l is not an integer, get smallest positive integral greater than this number, and wherein, k is the memory address bus bit wide; M is the microprocessor address bus bit wide; N is a data bus bit wide between microprocessor and storer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110214807.1A CN102262595B (en) | 2011-07-29 | 2011-07-29 | Extended addressing method for microprocessor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110214807.1A CN102262595B (en) | 2011-07-29 | 2011-07-29 | Extended addressing method for microprocessor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102262595A true CN102262595A (en) | 2011-11-30 |
| CN102262595B CN102262595B (en) | 2014-04-02 |
Family
ID=45009229
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110214807.1A Active CN102262595B (en) | 2011-07-29 | 2011-07-29 | Extended addressing method for microprocessor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102262595B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105095095A (en) * | 2014-05-12 | 2015-11-25 | 上海大学 | Computer system and data reading and writing method |
| CN105843553A (en) * | 2015-02-02 | 2016-08-10 | 三星电子株式会社 | Memory system, including memory device capable of overwrite operation, and method of operating the memory system |
| CN106339327A (en) * | 2015-07-06 | 2017-01-18 | 上海大学 | Computer system and blade server cabinet |
| CN108984441A (en) * | 2018-05-31 | 2018-12-11 | 烽火通信科技股份有限公司 | A kind of method and system keeping data transmission consistency |
| CN112732338A (en) * | 2021-04-02 | 2021-04-30 | 北京欣博电子科技有限公司 | Method and device for expanding addressing range, storage medium and electronic equipment |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3944983A (en) * | 1973-06-11 | 1976-03-16 | Texas Instruments Incorporated | Expandable data storage for a calculator system |
| US4449184A (en) * | 1978-01-31 | 1984-05-15 | Intel Corporation | Extended address, single and multiple bit microprocessor |
| CN1298501A (en) * | 1998-04-29 | 2001-06-06 | 爱特梅尔股份有限公司 | A microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors |
| CN1601462A (en) * | 2003-09-27 | 2005-03-30 | 英特尔公司 | Extended register space device of processor and method thereof |
| CN1766834A (en) * | 2005-01-20 | 2006-05-03 | 西安电子科技大学 | 8-bit RISC microcontroller with double arithmetic logic units |
| CN101868780A (en) * | 2007-11-30 | 2010-10-20 | 密克罗奇普技术公司 | Enhanced microprocessor or microcontroller |
| CN102033768A (en) * | 2010-12-10 | 2011-04-27 | 杭州海康威视数字技术股份有限公司 | Multi-CPU system and starting method thereof |
-
2011
- 2011-07-29 CN CN201110214807.1A patent/CN102262595B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3944983A (en) * | 1973-06-11 | 1976-03-16 | Texas Instruments Incorporated | Expandable data storage for a calculator system |
| US4449184A (en) * | 1978-01-31 | 1984-05-15 | Intel Corporation | Extended address, single and multiple bit microprocessor |
| CN1298501A (en) * | 1998-04-29 | 2001-06-06 | 爱特梅尔股份有限公司 | A microcontroller including a single memory module having a data memory sector and a code memory sector and supporting simultaneous read/write access to both sectors |
| CN1601462A (en) * | 2003-09-27 | 2005-03-30 | 英特尔公司 | Extended register space device of processor and method thereof |
| CN1766834A (en) * | 2005-01-20 | 2006-05-03 | 西安电子科技大学 | 8-bit RISC microcontroller with double arithmetic logic units |
| CN101868780A (en) * | 2007-11-30 | 2010-10-20 | 密克罗奇普技术公司 | Enhanced microprocessor or microcontroller |
| CN102033768A (en) * | 2010-12-10 | 2011-04-27 | 杭州海康威视数字技术股份有限公司 | Multi-CPU system and starting method thereof |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105095095A (en) * | 2014-05-12 | 2015-11-25 | 上海大学 | Computer system and data reading and writing method |
| CN105095095B (en) * | 2014-05-12 | 2018-04-06 | 上海大学 | A kind of computer system and data read-write method |
| CN105843553A (en) * | 2015-02-02 | 2016-08-10 | 三星电子株式会社 | Memory system, including memory device capable of overwrite operation, and method of operating the memory system |
| CN105843553B (en) * | 2015-02-02 | 2020-06-09 | 三星电子株式会社 | Method of operating a memory system including a memory device capable of performing a rewrite operation |
| CN106339327A (en) * | 2015-07-06 | 2017-01-18 | 上海大学 | Computer system and blade server cabinet |
| CN108984441A (en) * | 2018-05-31 | 2018-12-11 | 烽火通信科技股份有限公司 | A kind of method and system keeping data transmission consistency |
| CN108984441B (en) * | 2018-05-31 | 2020-06-02 | 烽火通信科技股份有限公司 | Method and system for maintaining data transmission consistency |
| CN112732338A (en) * | 2021-04-02 | 2021-04-30 | 北京欣博电子科技有限公司 | Method and device for expanding addressing range, storage medium and electronic equipment |
| CN112732338B (en) * | 2021-04-02 | 2021-08-31 | 北京欣博电子科技有限公司 | Method and device for expanding addressing range, storage medium and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102262595B (en) | 2014-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107301455B (en) | Hybrid cube storage system for convolutional neural network and accelerated computing method | |
| US9734056B2 (en) | Cache structure and management method for use in implementing reconfigurable system configuration information storage | |
| CN101667451B (en) | Data buffer of high-speed data exchange interface and data buffer control method thereof | |
| CN102262595B (en) | Extended addressing method for microprocessor | |
| CN103902013B (en) | Memory control device and method | |
| KR101076245B1 (en) | Relative address generation | |
| CN101329589B (en) | Control system and method of low power consumption read-write register | |
| CN110781119B (en) | I2C bus expansion interface, control method thereof and system on chip | |
| CN104699631A (en) | Storage device and fetching method for multilayered cooperation and sharing in GPDSP (General-Purpose Digital Signal Processor) | |
| CN102567280B (en) | Computer hardware platform design method based on DSP (digital signal processor) and FPGA (field programmable gate array) | |
| CN102279818B (en) | Vector data access and storage control method supporting limited sharing and vector memory | |
| CN105468568A (en) | High-efficiency coarse granularity reconfigurable computing system | |
| CN101751980A (en) | Embedded programmable memory based on memory IP core | |
| CN106250321B (en) | The data processing method and data processing system of 2R1W memory | |
| CN102262611B (en) | 16-site RISC (Reduced Instruction-Set Computer) CUP (Central Processing Unit) system structure | |
| CN102508803A (en) | Matrix transposition memory controller | |
| CN104391770A (en) | Online debugging and upper computer communication module of SOC (system-on-chip) chip for embedded data security system | |
| CN109992525A (en) | Flash memory control | |
| CN101211256A (en) | Special-purpose double production line RISC instruction system and its operation method | |
| CN105718392A (en) | Cell array file storage system as well as file storage device thereof and file storage method therefor | |
| CN101825997A (en) | Asynchronous first-in first-out storage | |
| CN110737612A (en) | processors with in-memory computation | |
| CN108401467A (en) | The control method of storage device, chip and storage device | |
| CN110968544B (en) | SoC storage system based on embedded spin transfer torque magnetic random access memory | |
| CN111260043B (en) | Data selector, data processing method, chip and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |