CN102055481B - Method and device for decoding FM0 and FM0 codes - Google Patents
Method and device for decoding FM0 and FM0 codes Download PDFInfo
- Publication number
- CN102055481B CN102055481B CN200910207420.6A CN200910207420A CN102055481B CN 102055481 B CN102055481 B CN 102055481B CN 200910207420 A CN200910207420 A CN 200910207420A CN 102055481 B CN102055481 B CN 102055481B
- Authority
- CN
- China
- Prior art keywords
- decoded
- decoding
- quantized value
- pulse duration
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Dc Digital Transmission (AREA)
- Circuits Of Receivers In General (AREA)
Abstract
The invention discloses a method and a device for decoding FM0 and FM0 codes and relates to technology for wireless communication. The method comprises the following steps of: acquiring pulse width and decoding the FM0 and FM0 codes according to different rules; and immediately stopping decoding when the acquired pulse width does not meet an encoding rule. In the FM0 and FM0 codes under normal conditions, each bit cycle has a reverse phase at the beginning, the pulse width does not exceed 2; and in the process of decoding according to the pulse width, because the steps of judging the pulse width and decoding are simultaneously performed, when a pulse sequence is abnormal, the abnormality is discovered and the decoding is stopped rapidly. Therefore, time delay brought by a false signal is reduced, the communication efficiency is improved, and the communication failure rate is reduced.
Description
Technical field
The present invention relates to wireless communication technology, relate in particular to coding/decoding method and the device of a kind of FM0 and FM1 code in wireless communication technology.
Background technology
FM0 coding and FM1 coding all belong to coded biphase.The coding principle of FM0 is that any edge in half bit period represents Binary Zero, and does not have edge to represent binary one, and in addition, in the time of the beginning of each bit period, level all will carry out anti-phase.For example, the level of supposing preceding state is " 1 ", if this bit is Binary Zero, while carrying out so FM0 coding, first in the time that this bit period starts, make level state jump to " 1 " by " 1 ", then in the time of the half-bit cycle, make again level jump to " 1 " by " 1 ", if this bit is binary one, while carrying out so FM0 coding, first in the time that this bit period starts, make level state jump to " 1 " by " 1 ", and state " 1 " is lasted till to this bit period finishes; Suppose that preceding state is for " 1 ", if this bit is Binary Zero, while carrying out so FM0 coding, first in the time that this bit period starts, make level state jump to " 1 " by " 1 ", then in the time of the half-bit cycle, then make level jump to " 1 " by " 1 "; If this bit is binary one, while carrying out so FM0 coding, first, in the time that this bit period starts, makes level state jump to " 1 " by " 1 ", and state " 1 " is lasted till to this bit period finishes.The pattern schematic diagram of FM0 as shown in Figure 1.
The coding principle of FM1 is similar to FM0, and just any edge in half bit period represents binary one, and does not have edge to represent Binary Zero, and meanwhile, in the time of the beginning of each bit period, level is also all anti-phase.The pattern schematic diagram of FM1 as shown in Figure 2.
In FM0 and FM1 code, contain more level and jump, therefore contain abundant timing information, for receiver, position beat ratio is easier to rebuild, and is widely used in short-range radio communication.
At present, receiving system is in the time carrying out the decoding of FM0 and FM1, first according to known data rate, high level correspondence 1, low level correspondence 0, by the rule of corresponding 2 bits of a symbol period, the pulse train receiving is reverted to 0,1 bit stream, then this bit stream is sent into decoder module and recovered data 0 and data 1 according to the state transition diagram of coded system, a kind of for the state transition diagram of decoding as shown in Figure 3, wherein, in the time using FM0 coding rule, S
1=11, S
2=10, S
3=01, S
4=00.
Present inventor finds, because decode procedure is divided into two steps by prior art, in the time there is wrong or glitch that occur originally not having due to the impact of noise in the pulse train that receives, in the step of recovering bit stream, still can recover according to normal mode, in follow-up decoder module, could judge whether to occur wrong baseband signal according to whether meeting coding rule, as shown in Figure 4, there is mistake in the period 6, but or need to become bit stream by adding the pulse train full recovery of receiving, then in decode procedure, just can note abnormalities.Can bring certain time delay to decode procedure like this, the efficiency of impact communication, and in the application scenarios that has strict sequential to require the information receiving and transmitting between Receiver And Transmitter, such time delay meeting increases the mortality of communication.
Summary of the invention
The embodiment of the present invention provides coding/decoding method and the device of a kind of FM0 and FM1 code, to reduce the time delay of decoding, improves communication efficiency, reduces communication failure rate.
A coding/decoding method for FM0 code and FM1 code, comprising:
Obtain the width of current pulse to be decoded in pulse train;
Width taking half-bit Cycle Length as benchmark to described current pulse to be decoded quantizes, determine current acquired pulse duration quantized value to be decoded and; And
Described acquired pulse duration quantized value to be decoded and equal at 2 o'clock, determine the data of current bit according to described current pulse duration quantized value to be decoded and the pattern of decoding, and determine after by described acquired pulse duration quantized value to be decoded and be set to 0, described pattern comprises: FM0 code and FM1 code;
Described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, finish decoding.
Further, describedly determine that according to described current pulse duration quantized value to be decoded and the pattern of decoding the data of current bit specifically comprise:
When described current pulse duration quantized value to be decoded is 1, and the pattern of decoding is while being FM0, and the data of determining this bit are 0;
When described current pulse duration quantized value to be decoded is 1, and the pattern of decoding is while being FM1, and the data of determining this bit are 1;
When described current pulse duration quantized value to be decoded is 2, and the pattern of decoding is while being FM0, and the data of determining this bit are 1;
When described current pulse duration quantized value to be decoded is 2, and the pattern of decoding is while being FM1, and the data of determining this bit are 0.
Preferably, in described acquisition pulse train, the width of current pulse to be decoded specifically comprises:
Determine the time that in pulse train, current decode pulses edge arrives;
The width of determining current decode pulses in pulse train is, the difference of the time of the time porch arrival previous with it that described current decode pulses edge arrives.
Further, described taking half-bit Cycle Length as benchmark, the width of described current pulse to be decoded is quantized after, also comprise:
Judge whether described current pulse duration quantized value to be decoded is greater than 2, and finish decoding when being in judged result.
Preferably, after described end decoding, also comprise: prompting user institute received pulse sequence variation.
The decoding device of corresponding a kind of FM0 code and FM1 code, comprising:
Be used for the unit of the width that obtains the current pulse to be decoded of pulse train;
For taking half-bit Cycle Length as benchmark, the width to described current pulse to be decoded quantizes, determine current acquired pulse duration quantized value to be decoded and unit;
For described acquired pulse duration quantized value to be decoded and equal at 2 o'clock, determine the data of current bit according to described current pulse duration quantized value to be decoded and the pattern of decoding, and determine after by described acquired pulse duration quantized value to be decoded and be set to 0 unit, described pattern comprises: FM0 code and FM1 code;
For described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, finish decoding unit.
Further, the described unit for the width that obtains the current pulse to be decoded of pulse train specifically comprises:
The subelement of the time arriving for definite current decode pulses of pulse train edge;
For the width of determining the current decode pulses of pulse train be the subelement of the difference of the time that the time porch previous with it that described current decode pulses edge arrives arrives.
Further, in described device, also comprise:
For taking half-bit Cycle Length as benchmark, the width to described current pulse to be decoded judges after quantizing whether described current pulse duration quantized value to be decoded is greater than 2, and be to finish the subelement of decoding while being in judged result.
Preferably, described for described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, the unit that finishes decoding is also for prompting user institute received pulse sequence variation.
The embodiment of the present invention provides coding/decoding method and the device of a kind of FM0 and FM1 code, by obtaining pulse duration and decoding according to different rule in FM0 and FM1 code, decode because received pulse sequence one side in one side can obtain pulse duration, instead of first full recovery becomes bit stream to carry out decoding again, so when pulse train occurs when abnormal, can find very soon and finish decoding, thereby reduce the time delay that rub-out signal is brought, improve communication efficiency, reduce communication failure rate.
Brief description of the drawings
Fig. 1 is the pattern schematic diagram of FM0 code in prior art;
Fig. 2 is the pattern schematic diagram of FM1 code in prior art;
Fig. 3 is the state transition diagram for decoding in prior art;
Fig. 4 is when the process that the notes abnormalities schematic diagram when abnormal appears in pulse train in prior art;
Fig. 5 is coding/decoding method flow chart in the embodiment of the present invention;
Fig. 6 is when the process that the notes abnormalities schematic diagram when abnormal appears in pulse train in the embodiment of the present invention.
Embodiment
The embodiment of the present invention provides coding/decoding method and the device of a kind of FM0 code and FM1 code, decode according to pulse duration, and in the time that not meeting coding rule, obtained pulse duration finishes immediately to decode, due in FM0 code and FM1 code under normal circumstances, the beginning of each bit period is anti-phase, so its pulse duration is all no more than 2, in the time decoding according to pulse duration, carry out owing to judging pulse duration and decoding simultaneously, so when pulse train occurs when abnormal, can find very soon and finish decoding, thereby reduce the time delay that rub-out signal is brought, improve communication efficiency, reduce communication failure rate.
As shown in Figure 5, the FM0 code that the embodiment of the present invention provides and the coding/decoding method of FM1 code comprise the steps:
The width of current pulse to be decoded in step S501, acquisition pulse train;
Step S502, width taking half-bit Cycle Length as benchmark to described current pulse to be decoded quantize, and determine current acquired pulse duration quantized value to be decoded and;
Step S503, judge current acquired pulse duration quantized value to be decoded and whether equal 2, if so, execution step S504, if not, execution step S505;
Step S504, according to current pulse duration quantized value to be decoded and the pattern of decoding, determine the data of current bit of decoding, and after determining by acquired pulse duration quantized value to be decoded and be set to 0, continue execution step S501;
If current pulse duration quantized value to be decoded is 1, and the pattern of decoding is FM0, and the data of determining this bit are 0; If current pulse duration quantized value to be decoded is 1, and the pattern of decoding is FM1, and the data of determining this bit are 1; If current pulse duration quantized value to be decoded is 2, and the pattern of decoding is FM0, and the data of determining this bit are 1; If current pulse duration quantized value to be decoded is 2, and the pattern of decoding is FM1, and the data of determining this bit are 0.
Step S505, judge current acquired pulse duration quantized value to be decoded and whether be greater than 2, if so, execution step S506, if not, execution step S501;
Step S506, end decoding.
In step S506, can further notify user, abnormal owing to receiving, decoding finishes.
Anti-phase owing to having carried out when the beginning of each bit period, and each acquired pulse duration quantized value to be decoded and equal at 2 o'clock, just carry out the decoding of current bit, simultaneously by acquired pulse duration quantized value to be decoded and zero clearing, therefore, under normal circumstances, acquired pulse duration quantized value to be decoded and can not be greater than 2, once occur acquired pulse duration quantized value to be decoded and be greater than 2 situation, the pulse train that just explanation receives occurs abnormal, stops immediately decoding.
In step S501, obtain the width of current pulse to be decoded in pulse train and can take following method:
Determine the time that in pulse train, current porch to be decoded arrives, and the width of current pulse to be decoded in pulse train is defined as to the difference of the time of advent of the current porch time of advent to be decoded and previous porch.
Because decoder is in receiving the rising edge and trailing edge of pulse at every turn, all can produce an interruption, therefore, can be directly by the time of interrupting for adjacent twice, calculate the time interval of twice interruption, and then obtain the width of pulse.
Further, due in the time encoding, beginning at each bit period has been carried out anti-phase, so the quantized value of the width of the current pulse to be decoded obtaining under normal circumstances must not can is greater than 2, width that so just can current pulse to be decoded at every turn obtaining pulse train and taking the half-bit cycle after benchmark quantizes, once judge, whether the width quantized value of the current pulse to be decoded that judgement obtains is greater than 2, if be greater than 2, the pulse train that explanation receives occurs abnormal, finishes immediately decoding.
The coding/decoding method with a concrete example, the embodiment of the present invention being provided below describes, as shown in Figure 6, for the FM0 pulse train that is 10100110 to initial data is decoded, as seen from the figure, in this pulse train, the 6th bit occurs abnormal in the time receiving.
When initial acquired pulse duration quantized value to be decoded and be 0, be less than 2, so continue to obtain the width of current pulse to be decoded in pulse train and quantize, the width quantized value of current pulse to be decoded is 1 bit period, now acquired pulse duration quantized value to be decoded and be 2, so directly carry out decoding, be translated into " 1 ", simultaneously by acquired pulse duration quantized value to be decoded and be set to 0;
Continue again to obtain the width of next pulse to be decoded, as shown in Figure 6, the width quantized value of next pulse to be decoded is 1, be less than 2, so continue to obtain the width of next pulse to be decoded, in sequence, the width quantized value of the 3rd pulse is 1, the width quantized value of the pulse to be decoded of once obtaining before adding, now, acquired pulse duration quantized value to be decoded and be 2, so carry out decoding, because the width quantized value of current pulse to be decoded is 1, so be translated into " 0 " according to coding rule, simultaneously by acquired pulse duration quantized value to be decoded and be set to 0,
Continue decoding according to above rule, can normally front four bits be decoded as to " 1010 ", in the time that decoding proceeds to the 5th bit, obtain the width of first pulse in the 5th bit period, its pulse duration quantized value is 1, continue to obtain the width of current pulse to be decoded, its quantized value is 2, now, acquired pulse duration quantized value to be decoded and be 3, be greater than 2, illustrate that pulse train occurs abnormal, can finish immediately decoding.
The embodiment of the present invention provides coding/decoding method and the device of a kind of FM0 and FM1 code, by obtaining pulse duration and according in FM0 and FM1 code, the different different rules of code value pulse duration are decoded, decode because received pulse sequence one side in one side can obtain pulse duration, instead of first full recovery becomes bit stream to carry out decoding again, so when pulse train occurs when abnormal, can find very soon and finish decoding, thereby reduce the time delay that rub-out signal is brought, improve communication efficiency, reduce communication failure rate.
Obviously, those skilled in the art can carry out various changes and modification and not depart from the spirit and scope of the present invention the embodiment of the present invention.Like this, if these amendments of the present invention and within modification belongs to the scope of the claims in the present invention and equivalent technologies thereof, the present invention is also intended to comprise these changes and modification interior.
Claims (9)
1. a coding/decoding method for FM0 code and FM1 code, is characterized in that, comprising:
Obtain the width of current pulse to be decoded in pulse train;
Width taking half-bit Cycle Length as benchmark to described current pulse to be decoded quantizes, determine current acquired pulse duration quantized value to be decoded and; And
Described acquired pulse duration quantized value to be decoded and equal at 2 o'clock, determine the data of current bit according to described current pulse duration quantized value to be decoded and the pattern of decoding, and determine after by described acquired pulse duration quantized value to be decoded and be set to 0, described pattern comprises: FM0 code and FM1 code;
Described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, finish decoding.
2. the method for claim 1, is characterized in that, describedly determines that according to described current pulse duration quantized value to be decoded and the pattern of decoding the data of current bit specifically comprise:
When described current pulse duration quantized value to be decoded is 1, and the pattern of decoding is while being FM0, and the data of determining this bit are 0;
When described current pulse duration quantized value to be decoded is 1, and the pattern of decoding is while being FM1, and the data of determining this bit are 1;
When described current pulse duration quantized value to be decoded is 2, and the pattern of decoding is while being FM0, and the data of determining this bit are 1;
When described current pulse duration quantized value to be decoded is 2, and the pattern of decoding is while being FM1, and the data of determining this bit are 0.
3. the method for claim 1, is characterized in that, in described acquisition pulse train, the width of current pulse to be decoded specifically comprises:
Determine the time that in pulse train, current decode pulses edge arrives;
The width of determining current decode pulses in pulse train is, the difference of the time of the time porch arrival previous with it that described current decode pulses edge arrives.
4. the method for claim 1, is characterized in that, described taking half-bit Cycle Length as benchmark, the width of described current pulse to be decoded is quantized after, also comprise:
Judge whether current pulse duration quantized value to be decoded is greater than 2, and finish decoding when being in judged result.
5. the method for claim 1, is characterized in that, after described end decoding, also comprises: prompting user institute received pulse sequence variation.
6. a decoding device for FM0 code and FM1 code, is characterized in that, comprising:
Be used for the unit of the width that obtains the current pulse to be decoded of pulse train;
For taking half-bit Cycle Length as benchmark, the width to described current pulse to be decoded quantizes, determine current acquired pulse duration quantized value to be decoded and unit;
For described acquired pulse duration quantized value to be decoded and equal at 2 o'clock, determine the data of current bit according to described current pulse duration quantized value to be decoded and the pattern of decoding, and determine after by described acquired pulse duration quantized value to be decoded and be set to 0 unit, described pattern comprises: FM0 code and FM1 code;
For described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, finish decoding unit.
7. device as claimed in claim 6, is characterized in that, the described unit for the width that obtains the current pulse to be decoded of pulse train specifically comprises:
The subelement of the time arriving for definite current decode pulses of pulse train edge;
For the width of determining the current decode pulses of pulse train be the subelement of the difference of the time that the time porch previous with it that described current decode pulses edge arrives arrives.
8. device as claimed in claim 7, is characterized in that, also comprises:
For taking half-bit Cycle Length as benchmark, the width to described current pulse to be decoded judges after quantizing whether described current pulse duration quantized value to be decoded is greater than 2, and be to finish the subelement of decoding while being in judged result.
9. device as claimed in claim 6, is characterized in that, described for described acquired pulse duration quantized value to be decoded and be greater than at 2 o'clock, the unit that finishes decoding is also for prompting user institute received pulse sequence variation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910207420.6A CN102055481B (en) | 2009-11-03 | 2009-11-03 | Method and device for decoding FM0 and FM0 codes |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910207420.6A CN102055481B (en) | 2009-11-03 | 2009-11-03 | Method and device for decoding FM0 and FM0 codes |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102055481A CN102055481A (en) | 2011-05-11 |
| CN102055481B true CN102055481B (en) | 2014-06-11 |
Family
ID=43959470
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910207420.6A Active CN102055481B (en) | 2009-11-03 | 2009-11-03 | Method and device for decoding FM0 and FM0 codes |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102055481B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104639176B (en) * | 2013-11-08 | 2018-02-13 | 上海华虹集成电路有限责任公司 | The asynchronous decoder and method of BMC signals |
| CN106300576B (en) * | 2015-05-11 | 2021-04-20 | 恩智浦美国有限公司 | Bidirectional communication demodulation method for wireless charging system |
| CN106921466B (en) * | 2015-12-25 | 2019-11-29 | 航天信息股份有限公司 | The method and apparatus being decoded are encoded to FM0 |
| CN106921462B (en) * | 2015-12-25 | 2019-11-29 | 航天信息股份有限公司 | The method and apparatus being decoded are encoded to FM0 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101132258A (en) * | 2006-08-25 | 2008-02-27 | 华为技术有限公司 | Fast response to wireless block receiving, response processing method and wireless block transmission device thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1271869B1 (en) * | 2001-06-23 | 2004-03-17 | Micronas GmbH | Method for decoding biphase signals |
-
2009
- 2009-11-03 CN CN200910207420.6A patent/CN102055481B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101132258A (en) * | 2006-08-25 | 2008-02-27 | 华为技术有限公司 | Fast response to wireless block receiving, response processing method and wireless block transmission device thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102055481A (en) | 2011-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103141066B (en) | Transmission circuit, reception circuit, transmission method, reception method, communication system and communication method therefor | |
| US20170024354A1 (en) | Single-wire interface bus transciver system based on i2c-bus, and associated method for communication of single-wire interface bus | |
| CN106817197B (en) | Communication coding and decoding method based on duty ratio modulation | |
| CN102055481B (en) | Method and device for decoding FM0 and FM0 codes | |
| JP2008005157A (en) | Receiver of communication system for vehicle | |
| CN101247128A (en) | Pulse-width modulation type optical fiber communication coding/decoding method and circuit with synchronous clock | |
| CN106921462A (en) | The method and apparatus decoded to FM0 codings | |
| CN106921463A (en) | A kind of anti-interference coding/decoding method and system | |
| CN104639176B (en) | The asynchronous decoder and method of BMC signals | |
| CN113438052B (en) | Signal decoding method, device, electronic equipment and storage medium | |
| US20030219004A1 (en) | Synchronized data communication on a one-wired bus | |
| US7903004B2 (en) | Decoding apparatus and method | |
| CN101656594B (en) | Method and equipment for branch path synchronization of deletion type convolution code | |
| KR101374722B1 (en) | Detecting method of frame using decoded information of physical layer signalling in digital video broadcasting-satellite second generation | |
| JP2014093633A (en) | Receiver | |
| CN102006083B (en) | Method for decoding phase code | |
| US7633414B1 (en) | Circuit and method for Manchester decoding with automatic leading phase discovery and data stream correction | |
| JP2007150396A (en) | Communication device | |
| CN116961866A (en) | Fault-tolerant synchronous clock transmission system | |
| CN105763204A (en) | Convolutional coding real-time decoding device and method | |
| KR101181970B1 (en) | New Manchester Decoding Method and Apparatus for Line Coding | |
| CN114696969B (en) | Serial UART (universal asynchronous receiver/transmitter) coding and decoding structure and method based on interleaving XOR (exclusive OR) algorithm | |
| JP4277607B2 (en) | Transmission / reception synchronization method and apparatus in digital communication | |
| CN204031144U (en) | A kind of non-gate becomes code receiving circuit | |
| CN117424675A (en) | Passive transmission method and device, electronic equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160905 Address after: 300308 Tianjin Airport Economic Zone, Binhai New Area seven East Road No. 2 Zhongxing Industrial Base Patentee after: ZTE INTELLIGENT IOT TECHNOLOGY Co.,Ltd. Address before: 518057 Nanshan District Guangdong high tech Industrial Park, South Road, science and technology, ZTE building, Ministry of Justice Patentee before: ZTE Corp. |
|
| CP03 | Change of name, title or address |
Address after: Room 401, building 12, east area, airport business park, No. 80, Huanhe North Road, free trade zone (Airport Economic Zone), Binhai New Area, Tianjin 300000 Patentee after: Gaoxing Zhilian Technology Co.,Ltd. Address before: 300308, Zhongxing Industrial base, 2 East seven, Airport Economic Zone, Tianjin Binhai New Area Patentee before: ZTE INTELLIGENT IOT TECHNOLOGY Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Room 401, building 12, East Airport Business Park, 80 Huanhe North Road, Tianjin Binhai New Area pilot free trade zone (Airport Economic Zone) Patentee after: Zte Intelligent Iot Technology Co.,Ltd. Address before: Room 401, building 12, East Airport Business Park, 80 Huanhe North Road, Tianjin Binhai New Area pilot free trade zone (Airport Economic Zone) Patentee before: Gaoxing Zhilian Technology Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |