CN101977051A - Frequency correction circuit and method for automatically correcting frequency - Google Patents
Frequency correction circuit and method for automatically correcting frequency Download PDFInfo
- Publication number
- CN101977051A CN101977051A CN 201010527310 CN201010527310A CN101977051A CN 101977051 A CN101977051 A CN 101977051A CN 201010527310 CN201010527310 CN 201010527310 CN 201010527310 A CN201010527310 A CN 201010527310A CN 101977051 A CN101977051 A CN 101977051A
- Authority
- CN
- China
- Prior art keywords
- oscillator
- frequency
- identification code
- deaccentuator
- package identification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000012937 correction Methods 0.000 title claims abstract description 16
- 230000005540 biological transmission Effects 0.000 claims abstract description 18
- 230000000052 comparative effect Effects 0.000 claims description 12
- 230000001360 synchronised effect Effects 0.000 claims description 3
- 230000010355 oscillation Effects 0.000 description 9
- 238000012546 transfer Methods 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000001915 proofreading effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a frequency correction circuit and a method for automatically correcting a frequency. The method comprises the following steps that: a serial interface engine is centered according to a differential signal received from the main control end of a universal serial bus in a high-speed and/or full-speed transmission mode so as to generate serial digital data; a packet identification code recognition unit recognizes a packet identification code at the start of each frame and a first period between two continuous packet identification codes according to the serial digital data; and a counting comparator generates a correction signal according to the first period so as to correct an output frequency of an oscillator.
Description
Technical field
The present invention is relevant for a kind of deaccentuator and method thereof of automatic emending frequency, refers to deaccentuator and the method thereof of a kind of package identification code by the universal serial bus under the transmission mode at a high speed and/or at full speed from the dynamic(al) correction frequency especially.
Background technology
Oscillator is the important composition assembly in many electronic systems, can be applicable in communication system, computer system, control system and the microprocessor, as frequency generator, timer or counter.
In general, system manufacturer is for fear of cost pressure, and (similarly be resistance-capacitance oscillator or time of delay oscillator) replaces frequency of oscillation crystal oscillator (similarly being quartz (controlled) oscillator) comparatively accurately and extensively adopt more inaccurate non-crystalline oscillator.Yet, be used for improving the prior art of the frequency of oscillation of non-crystalline oscillator, though can promote the accuracy of the frequency of oscillation of non-crystalline oscillator, still can't meet the demand of high-speed digital system (for example USB2.0).Therefore, system manufacturer still can significantly promote the technology of accuracy of the frequency of oscillation of non-crystalline oscillator in development.
Summary of the invention
One embodiment of the invention provide a kind of deaccentuator of automatic emending frequency.This deaccentuator comprises a serial interfaces engine, a package identification code identification unit, an oscillator and a count comparator.This serial interfaces engine system produces a sequence number digital data according to the differential wave centering that main control end received of the universal serial bus under a high speed and/or full speed transmission mode; This package identification code identification unit system picks out the initial package identification code of each frame according to this sequence number digital data, and the period 1 between the continuous two package identification codes; And this count comparator system produces a correction signal to proofread and correct an output frequency of this oscillator in order to according to this period 1.
One embodiment of the invention provide a kind of method of automatic emending frequency.The differential wave centering that main control end received that this method comprises according to the universal serial bus under a high speed and/or full speed transmission mode produces a sequence number digital data; According to this sequence number digital data, pick out the initial package identification code of each frame; And, proofread and correct an output frequency of an oscillator according to the period 1 between the continuous two package identification codes.
The deaccentuator of a kind of automatic emending frequency provided by the present invention and method thereof, (start of frame, package identification code SOF) is from the output frequency of dynamic(al) correction one oscillator according to the frame top of the universal serial bus under the transmission mode at a high speed and/or at full speed in system.Therefore, can change not significantly under the available circuit design, still can make the error range of output frequency of this oscillator meet the requirement of USB 2.0 for frequency error.
Description of drawings
Fig. 1 illustrates the schematic diagram of the deaccentuator of automatic emending frequency for one embodiment of the invention;
Fig. 2 A and Fig. 2 B are in the communications protocol of universal serial bus 2.0 editions, the schematic diagram of defined frame pitch under full speed and the high-speed transfer pattern;
Fig. 3 A and Fig. 3 B be package identification code identification unit how under transmission mode at a high speed and/or at full speed, pick out the schematic diagram of package identification code;
Fig. 4 be the another embodiment of the present invention utilization at a high speed and/or at full speed the package identification code at the frame top of the universal serial bus under the transmission mode from the flow chart of the method for dynamic(al) correction oscillator frequency.
Wherein, Reference numeral:
100 deaccentuators
102 serial interfaces engines
104 package identification code identification units
106 oscillators
108 count comparators
110 main control end
1082 reference oscillators
1,084 first counters
1086 frequency eliminators
1,088 second counters
1090 comparators
1092 controllers
C1 first frequency number
C2 second frequency number
The E1 correction signal
The f1 output frequency
The T1 period 1
T2 second round
The 40-56 step
Embodiment
Please refer to Fig. 1, Fig. 1 illustrates the schematic diagram of the deaccentuator 100 of automatic emending frequency for one embodiment of the invention.Deaccentuator 100 comprises a serial interfaces engine (serial interface engine) 102, one package identification code (packet identification, PID) identification unit 104, an oscillator 106 and a count comparator 108.Serial interfaces engine 102 produces a sequence number digital data according to from (a high speed) and/or the differential wave centering that received of the main control end (host) 110 of the universal serial bus under (full speed) transmission mode at a high speed at full speed; Package identification code identification unit 104 is coupled to serial interfaces engine 102, according to the sequence number digital data, picks out the initial package identification code of each frame (frame), and the period 1 T1 between the continuous two package identification codes.
Please refer to Fig. 2 A and Fig. 2 B, Fig. 2 A and Fig. 2 B are in the communications protocol of universal serial bus 2.0 editions (USB 2.0), the schematic diagram of defined frame pitch under full speed and the high-speed transfer pattern.Shown in Fig. 2 A, at full speed the undefined frame pitch of transmission mode (frame interval) is (time intervals of 1.000ms ± 500ns) one millisecond of 500 nanosecond of error; Shown in Fig. 2 B, the undefined frame pitch of high-speed transfer pattern is the (time intervals of 125us ± 62.5ns) 62 five nanoseconds of 125 microsecond errors.And the error range of above-mentioned frame pitch all can meet USB 2.0 for frequency error (± 500ppm) requirement, thus can utilize at a high speed and/or at full speed the frame pitch under the transmission mode as the benchmark of emending frequency.
Please refer to Fig. 3 A and Fig. 3 B, Fig. 3 A and Fig. 3 B be package identification code identification unit 104 how under transmission mode at a high speed and/or at full speed, pick out the schematic diagram of package identification code.Shown in Fig. 3 A and Fig. 3 B, the kenel of the package identification code of full speed and high-speed transfer pattern is all 10100101, therefore, by the kenel of package identification code, package identification code identification unit 104 just can pick out the initial package identification code of each frame from the sequence number digital data that serial interfaces engine 102 produces.
Please refer to Fig. 1, Fig. 2 A and Fig. 2 B, after package identification code identification unit 104 picks out the package identification code, according to the mode of reseting (reset) and pinning same-phase (locking inphase), pick out period 1 T1 between the continuous two package identification codes (that is at full speed or under the high-speed transfer pattern defined frame pitch), first counter 1084 then according to the reference oscillation frequency of period 1 T1 and reference oscillator 1082, count C1 and be sent to comparator 1090 by the generation first frequency.In addition, shown in Fig. 2 A, frequency eliminator 1086 can produce T2 second round divided by 3000 with the output frequency f1 (12MHz) of oscillator 106 under the high-speed transfer pattern, with the corresponding pairing period 1 T1 in two successive frame tops (SOF); In like manner shown in Fig. 2 B, under the full speed transmission mode, frequency eliminator 1086 can produce T2 second round divided by 24000 with the output frequency f1 (12MHz) of oscillator 106.Afterwards, 1088 reference oscillation frequency of second counter according to second round T2 and reference oscillator 1082, the generation second frequency is counted C2 and is sent to comparator 1090.1090 of comparators are counted C1 and second frequency according to first frequency and are counted difference between the C2, when difference during greater than a pre-set threshold value TH, produce comparative result.1092 of controllers produce correction signal E1 to proofread and correct the output frequency f1 of oscillator 106 according to comparative result.
Please refer to Fig. 4, Fig. 4 utilize at a high speed for another embodiment of the present invention explanation and/or at full speed the package identification code at the frame top of the universal serial bus under the transmission mode from the flow chart of the method for dynamic(al) correction oscillator frequency.The method of Fig. 4 is utilized deaccentuator 100 explanations of Fig. 1, and detailed step is as follows:
Step 40: beginning;
Step 42: serial interfaces engine 102 is right according to the differential wave that the main control end 110 of the universal serial bus under transmission mode at a high speed and/or is at full speed received, and produces the sequence number digital data;
Step 44: package identification code identification unit 104 picks out the package identification code at each frame top according to the sequence number digital data;
Step 46: package identification code identification unit 104 picks out the period 1 T1 between the continuous two package identification codes according to reseting and pin synchronous mode;
Step 48: first counter, 1084 countings are counted C1 by the first frequency that reference oscillator 1082 produces during period 1 T1;
Step 50: the output frequency f1 of oscillator 106 divided by 3000 or 24000, is produced T2 second round;
Step 52: second counter, 1088 countings are counted C2 by the second frequency of reference oscillator 1082 generations in second round during the T2;
Step 54: comparator 1090 relatively first frequencies is counted C1 and second frequency is counted C2, if when first frequency is counted C1 and second frequency and counted difference between the C2 greater than pre-set threshold value TH, produces comparative result, and execution in step 56; Otherwise rebound step 50;
Step 56: controller 1092 produces correction signal E1 to proofread and correct the output frequency f1 of oscillator 106 according to comparative result; Rebound step 50.
By the method for Fig. 4 as can be known, frequency eliminator 1086, counter 1088, comparator 1090, controller 1092 and oscillator 106 form the circulation of an automatically calibrating frequency.Therefore, during when the output frequency generation skew of oscillator 106 and greater than pre-set threshold value TH, can see through the output frequency that oscillator 106 is proofreaied and correct in above-mentioned circulation.
Comprehensively the above write non-voltile memory proofreading and correct good parameter when prior art is utilization production, or utilize the laser adjustment to come emending frequency, but these methods still can't meet the demand of high-speed digital system.Yet, the deaccentuator of automatic emending frequency provided by the present invention and method thereof, the package identification code at the frame top (SOF) of the universal serial bus under utilization high speed and/or the full speed transmission mode is from the output frequency of dynamic(al) correction oscillator.Therefore, do not changing under the available circuit design, still can make the error range of output frequency of oscillator can meet USB 2.0 for frequency error (± 500ppm) requirement.
The above only is preferred embodiment of the present invention, and all equalizations of making according to scope of patent protection of the present invention change and revise, and all should belong to covering scope of the present invention.
Claims (13)
1. the method for an automatic emending frequency is characterized in that, comprises:
The differential wave centering that main control end received according to the universal serial bus under a high speed and/or full speed transmission mode produces a sequence number digital data;
According to this sequence number digital data, pick out the initial package identification code of each frame; And
According to the period 1 between the continuous two package identification codes, proofread and correct an output frequency of an oscillator.
2. the method for claim 1 is characterized in that, according to reseting and pin synchronous mode, picks out this period 1.
3. the method for claim 1 is characterized in that, other comprises:
The first frequency number that counting was produced by a reference oscillator during this period 1;
This output frequency of this oscillator divided by 3000, is produced a second round;
The second frequency number that counting was produced by this reference oscillator during this second round;
Difference according between this first frequency number and this second frequency number produces a comparative result; And
According to this comparative result, produce a correction signal to proofread and correct the output frequency of this oscillator.
4. method as claimed in claim 3 is characterized in that, this difference according between this first frequency number and this second frequency number produces this comparative result, for when this difference during greater than a pre-set threshold value, produces this comparative result.
5. the method for claim 1 is characterized in that, this package identification code is made up of eight bit data 10100101.
6. the deaccentuator of an automatic emending frequency is characterized in that, comprises:
One serial interfaces engine, according to from one at a high speed and/or at full speed the differential wave centering that main control end received of the universal serial bus under the transmission mode produce a sequence number digital data;
One package identification code identification unit according to this sequence number digital data, picks out the initial package identification code of each frame, and the period 1 between the continuous two package identification codes;
One oscillator; And
One count comparator in order to according to this period 1, produces a correction signal to proofread and correct an output frequency of this oscillator.
7. deaccentuator as claimed in claim 6 is characterized in that, this identification package identification code unit picks out this period 1 according to reseting and pin synchronous mode.
8. deaccentuator as claimed in claim 6 is characterized in that, this count comparator comprises:
One reference oscillator;
One first counter is in order to counting first frequency number by this reference oscillator generation during this period 1;
One frequency eliminator, in order to this output frequency of this oscillator divided by 3000 or 24000, produce a second round;
One second counter is in order to counting second frequency number by this reference oscillator generation during this second round;
One comparator in order to according to the difference between this first frequency number and this second frequency number, produces a comparative result; And
One controller in order to according to this comparative result, produces a correction signal to proofread and correct this output frequency of this oscillator.
9. deaccentuator as claimed in claim 8 is characterized in that, this reference oscillator be one time of delay oscillator.
10. deaccentuator as claimed in claim 8 is characterized in that, this reference oscillator is a resistance-capacitance oscillator.
11. deaccentuator as claimed in claim 6 is characterized in that, this oscillator be one time of delay oscillator.
12. deaccentuator as claimed in claim 6 is characterized in that, this oscillator is a resistance-capacitance oscillator.
13. deaccentuator as claimed in claim 6 is characterized in that, this package identification code is made up of eight bit data 10100101.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105273100A CN101977051B (en) | 2010-10-19 | 2010-10-19 | Frequency correction circuit and method for automatically correcting frequency |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105273100A CN101977051B (en) | 2010-10-19 | 2010-10-19 | Frequency correction circuit and method for automatically correcting frequency |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101977051A true CN101977051A (en) | 2011-02-16 |
| CN101977051B CN101977051B (en) | 2012-07-04 |
Family
ID=43576904
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010105273100A Expired - Fee Related CN101977051B (en) | 2010-10-19 | 2010-10-19 | Frequency correction circuit and method for automatically correcting frequency |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101977051B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102692563A (en) * | 2012-05-18 | 2012-09-26 | 大唐微电子技术有限公司 | Clock frequency detector |
| CN103312325A (en) * | 2013-06-26 | 2013-09-18 | 龙迅半导体科技(合肥)有限公司 | Frequency synthesizer |
| CN107480088A (en) * | 2013-11-28 | 2017-12-15 | 慧荣科技股份有限公司 | Universal serial bus device and applied frequency correction method |
| CN109687867A (en) * | 2018-11-30 | 2019-04-26 | 珠海慧联科技有限公司 | A kind of no crystal oscillator USB device clock correcting method and calibration circuit |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1487678A (en) * | 2002-04-24 | 2004-04-07 | չѶͨ�ţ��Ϻ�������˾ | Bidirectional interval synchronous estimator for radio communication system |
| US7154343B2 (en) * | 2003-10-09 | 2006-12-26 | Renesas Technology Corp. | Semiconductor integrated circuit with clock generator |
| CN101026408A (en) * | 2007-01-19 | 2007-08-29 | 重庆重邮信科股份有限公司 | Frequency fine correction method and device for time division-synchronous CDMA system |
| JP2007228040A (en) * | 2006-02-21 | 2007-09-06 | Oki Electric Ind Co Ltd | Pll device compatible with received packet missing |
| CN101079627A (en) * | 2006-08-14 | 2007-11-28 | 钰创科技股份有限公司 | Correction circuit of work period |
| CN101110901A (en) * | 2007-07-31 | 2008-01-23 | 北京航空航天大学 | Synchronous generation method and device for carrier in ground digital television system |
-
2010
- 2010-10-19 CN CN2010105273100A patent/CN101977051B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1487678A (en) * | 2002-04-24 | 2004-04-07 | չѶͨ�ţ��Ϻ�������˾ | Bidirectional interval synchronous estimator for radio communication system |
| US7154343B2 (en) * | 2003-10-09 | 2006-12-26 | Renesas Technology Corp. | Semiconductor integrated circuit with clock generator |
| JP2007228040A (en) * | 2006-02-21 | 2007-09-06 | Oki Electric Ind Co Ltd | Pll device compatible with received packet missing |
| CN101079627A (en) * | 2006-08-14 | 2007-11-28 | 钰创科技股份有限公司 | Correction circuit of work period |
| CN101026408A (en) * | 2007-01-19 | 2007-08-29 | 重庆重邮信科股份有限公司 | Frequency fine correction method and device for time division-synchronous CDMA system |
| CN101110901A (en) * | 2007-07-31 | 2008-01-23 | 北京航空航天大学 | Synchronous generation method and device for carrier in ground digital television system |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102692563A (en) * | 2012-05-18 | 2012-09-26 | 大唐微电子技术有限公司 | Clock frequency detector |
| CN102692563B (en) * | 2012-05-18 | 2015-06-17 | 大唐微电子技术有限公司 | Clock frequency detector |
| CN103312325A (en) * | 2013-06-26 | 2013-09-18 | 龙迅半导体科技(合肥)有限公司 | Frequency synthesizer |
| CN103312325B (en) * | 2013-06-26 | 2016-08-24 | 龙迅半导体（合肥）股份有限公司 | A kind of frequency synthesizer |
| CN107480088A (en) * | 2013-11-28 | 2017-12-15 | 慧荣科技股份有限公司 | Universal serial bus device and applied frequency correction method |
| US10635129B2 (en) | 2013-11-28 | 2020-04-28 | Silicon Motion, Inc. | Frequency calibration method applicable in universal serial bus device and related universal serial bus device |
| CN107480088B (en) * | 2013-11-28 | 2020-07-28 | 慧荣科技股份有限公司 | Universal serial bus device and applied frequency correction method |
| CN109687867A (en) * | 2018-11-30 | 2019-04-26 | 珠海慧联科技有限公司 | A kind of no crystal oscillator USB device clock correcting method and calibration circuit |
| CN109687867B (en) * | 2018-11-30 | 2023-04-07 | 珠海慧联科技有限公司 | Clock calibration method and calibration circuit for crystal-oscillator-free USB (universal serial bus) equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101977051B (en) | 2012-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI445315B (en) | Frequency calibration circuit for automatically calibrating frequency and method thereof | |
| US10218452B2 (en) | High speed embedded protocol for distributed control system | |
| CN101977051B (en) | Frequency correction circuit and method for automatically correcting frequency | |
| AU2012301100B2 (en) | Method and device for testing the correct function of a serial data transmission | |
| CN102130640B (en) | Multishaft synchronous servo driving system and synchronous control method thereof | |
| CN111030909B (en) | Method for time synchronization among CAN bus multi-master device communication | |
| US7864078B2 (en) | Method and device for decoding a signal | |
| EP3149897B1 (en) | High speed embedded protocol for distributed control system | |
| CN202094830U (en) | Multiaxial synchronizing servo drive system | |
| CN101582732B (en) | Clock detection method and device | |
| CN101901022B (en) | Clock precision adjustment module, method and universal serial bus equipment using same | |
| CN102819282A (en) | Clock recovery circuit device and corresponding method | |
| CN104714842A (en) | Method for repairing time sequence violation through adjusting clock path delay | |
| CN101834715A (en) | Data processing method, data processing system and data processing device | |
| WO2014114146A1 (en) | Self-correcting system for clock-generating circuit and correcting method thereof | |
| CN105045743A (en) | Multi-protocol conversion method capable of realizing priority scheduling | |
| CN1684369A (en) | Method and apparatus for synchronizing a functional unit to a predetermined clock frequency | |
| CN113342728B (en) | Clock line-removed high-speed parallel bus synchronous logic design | |
| CN104092515A (en) | CAN bus communication method compatible with CAN2.0B protocol | |
| CN104811166B (en) | A kind of square-wave signal zero passage filtering method and device | |
| TWI445378B (en) | Frequency calibrating device and method for programmable oscillator | |
| CN106201956B (en) | Apparatus and method for automatically correcting clock of amorphous oscillator | |
| CN105389612A (en) | Circuit and method for realizing reverse link frequency in electronic tag chip | |
| CN103677079A (en) | Frequency calibration device and method for programmable oscillator | |
| CN101751357B (en) | Digital phase-locked loop device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160203 Address after: Taipei City, Taiwan, China Patentee after: ETRON TECHNOLOGY, INC. Address before: Hsinchu City, Taiwan, China Patentee before: Etron Technology, Inc. |
|
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120704 Termination date: 20201019 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |