CN101950529A - Method and system for producing plasma display panel control waveform - Google Patents
Method and system for producing plasma display panel control waveform Download PDFInfo
- Publication number
- CN101950529A CN101950529A CN 201010507681 CN201010507681A CN101950529A CN 101950529 A CN101950529 A CN 101950529A CN 201010507681 CN201010507681 CN 201010507681 CN 201010507681 A CN201010507681 A CN 201010507681A CN 101950529 A CN101950529 A CN 101950529A
- Authority
- CN
- China
- Prior art keywords
- waveform
- storage list
- address
- counter
- segment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a method and a system for producing plasma display panel (PDP) control waveform, which aim at solving the problem of inconvenient design and modification of control waveform of the plasma display panel in the prior art. In the method, the PDP control waveform can be conveniently produced according to the stored waveform logic by using 4 random access memory (RAM) meters and related counters.
Description
Technical field
The present invention relates to the method and system of a kind of generation plasma display (PDP) control waveform.
Background technology
Plasma display (PDP, Plasma DisPlay Panel) utilizes gas discharge to realize that image shows in giant-screen flat pannel display field huge competitive power is arranged.At present, PDP generally adopts how sub-field technology to realize that the multi-grayscale of image shows, being about to a two field picture is divided into a plurality of sons and shows, different son fields have different weights, the son field of different weights can realize that by sub combination to different weights many grades gray scale of image shows corresponding to different luminance weights (corresponding in the circuit realization is the number of times of keeping discharge pulse).
In traditional control waveform production method, the most significant digit of the Wave data in the waveform data memory (referring to binary number here) is set at waveform state delay sign, is the time-delay of waveform state or waveform state in order to judge this Wave data.Like this, must add more corresponding modules in the waveform address generation module judges and handles Wave data.This is also very unfavorable to design and modification logical control waveform.In addition, in traditional adaption brightness control method, preparatory stage, address period in the son, the waveform status data of keeping phase, erasing period are storages continuously, middle not at interval; In design, if increase or reduce one or several logical control waveform status data, then the sequence number of all waveform status data in back all needs to adjust.Be unfavorable for so very much design fast and adjust logical control waveform.
For the design of the control waveform of prior art ionic medium display screen with revise the comparatively problem of inconvenience, effective solution is not proposed at present as yet.
Summary of the invention
Fundamental purpose of the present invention is the method and system that proposes a kind of generation plasma display (PDP) control waveform, with the design of the control waveform that solves prior art ionic medium display screen with revise the comparatively problem of inconvenience.
For addressing the above problem, according to an aspect of the present invention, provide the method for a kind of generation plasma display (PDP) control waveform.
In the method for generation plasma display of the present invention (PDP) control waveform, each field that PDP shows comprises a plurality of sons field, each described son field is divided into a plurality of waveform segments, each described waveform segment is divided into a plurality of waveform sections, the control waveform of each waveform section is constant, this method comprises: the address of determining waveform segment index stores table according to the value of the value of subfield counter and waveform segment counter, determine the address of waveform logic storage list and the address of waveform section time-delay storage list according to the value of waveform segment name index in this address and waveform subsegment counter then, wherein each address of waveform logic storage list is corresponding one by one by the identical moment with each address of waveform section time-delay storage list; With the output waveform data of the data in the address of described waveform logic storage list as the waveform of described control waveform section, with the data in the address of described waveform section time-delay storage list as described waveform section time corresponding length.
Further, in described waveform segment name index when keeping pulse, keep the son field of reading current correspondence the umber of pulse storage list keeps umber of pulse and sends to then and keep impulse meter from son field, when this is kept impulse meter and reduces to 1, read next waveform segment name index from waveform segment index stores table.
Further, in described waveform segment index stores table, last waveform segment name index of preceding M-1 son field is a son end, and last waveform segment name index of last height field is an end; Wherein M is a positive integer, represents each sub-number of fields that comprises that described PDP shows.
Further, when the value of waveform subsegment counter was N-1, the waveform segment counter began to add 1, and the waveform subsegment counter gets back to 0 simultaneously; Wherein N is a positive integer, represents the sub-hop count of waveform that each waveform segment comprises.
Further, when the waveform segment name index of waveform segment counter arrival K or the output of the waveform segment index stores table of this moment was the end of son field, the waveform segment counter got back to 0, and subfield counter adds 1 simultaneously.
Further, described each field comprises 12 son fields; Described each son field is divided into 1 to 16 waveform segment; Described each waveform segment is divided into 16 waveform sections.
For addressing the above problem, according to a further aspect in the invention, provide the system of a kind of generation plasma display (PDP) control waveform.
In the system of generation plasma display of the present invention (PDP) control waveform, each field that PDP shows comprises a plurality of sons field, each described son field is divided into a plurality of waveform segments, each described waveform segment is divided into a plurality of waveform sections, the control waveform of each waveform section is constant, and this system comprises: control kernel unit, subfield counter, waveform segment counter, waveform segment index stores table module, waveform subsegment counter, waveform logic storage list module, waveform section time-delay storage list module; Wherein in waveform logic storage list module and the waveform section time-delay storage list, each address is corresponding one by one by the identical moment with each address of waveform section time-delay storage list; Described control kernel unit is used for determining according to the value of the value of subfield counter and waveform segment counter the address of waveform segment index stores table, determine the address of waveform logic storage list and the address of waveform section time-delay storage list according to the value of waveform segment name index in this address and waveform subsegment counter then, and with the output waveform data of the data in the address of described waveform logic storage list as the waveform of described control waveform section, with the data in the address of described waveform section time-delay storage list as described waveform section time corresponding length.
Further, comprise that also sub is kept umber of pulse storage list module and keep impulse meter; Described control kernel unit also is used in the waveform segment name index that receives when keeping pulse, keep the son field of reading current correspondence the umber of pulse storage list module keeps umber of pulse and sends to then and keep impulse meter from son field, when this is kept impulse meter and reduces to 1, read next waveform segment name index from waveform segment index stores table module.
According to technical scheme of the present invention,, can produce the PDP control waveform easily according to the waveform logic of storage by using 4 ram tables and relevant counter.The system of the generation PDP control waveform in the embodiment of the invention can adopt the low and middle-end on-site programmable gate array FPGA to realize, adopt VHDL language to design, can use considerably less logical resource to realize that complicated control waveform produces function, and adopted sectional type, parameterized waveform state storage organization, made control waveform flexible design, simple.
Description of drawings
Accompanying drawing described herein is used to provide further understanding of the present invention, constitutes the application's a part, and illustrative examples of the present invention and explanation thereof are used to explain the present invention, do not constitute improper qualification of the present invention.In the accompanying drawings:
Fig. 1 is the process flow diagram according to the method for the generation PDP control waveform of the embodiment of the invention;
Fig. 2 is the synoptic diagram that produces the basic structure of circuit according to the PDP control waveform of the embodiment of the invention.
Embodiment
Below with reference to the accompanying drawings and in conjunction with the embodiments, describe the present invention in detail.
The embodiment of the invention adopts the generation of a control kernel unit and 4 data storage ram table realization PDP control waveforms.In the present embodiment, the field frequency of PDP display device is 60Hz, and promptly each is the 16.7ms time.Show it is to adopt how sub-field type based on PDP, so each field in the present embodiment comprises 12 son fields; The umber of pulse of keeping of each son field has nothing in common with each other.Each son field is subdivided into a plurality of waveform segments (1 to 16) again, and each waveform segment is subdivided into 16 waveform sections again; The control waveform of each waveform section is constant.
Based on foregoing description, in the present embodiment, produce in the method for plasma display (PDP) control waveform, need to use 4 random access memory ram tables, in order to store different data messages, 4 ram tables are respectively described below:
The waveform logic storage list: what the waveform logic storage list was deposited is the output waveform data (binary data) of various waveform sections, and just the PDP control waveform produces the output data of circuit;
Waveform segment index stores table: what waveform segment index stores table was deposited is various waveform segment name index (binary data);
The umber of pulse storage list is kept in son field: the son field keeps that the umber of pulse storage list deposits be each height field correspondence keep umber of pulse (binary data);
Waveform section time-delay storage list: what waveform section time-delay storage list was deposited is the perdurability (binary data) of each waveform section;
Wherein each address of waveform logic storage list is corresponding one by one by the identical moment with each address of waveform section time-delay storage list.
Above-mentioned ram table can be kept in one or more RAM elements.In addition, in the present embodiment, the system that produces plasma display (PDP) control waveform also comprises control kernel unit, subfield counter, waveform segment counter, waveform segment index stores table module, waveform subsegment counter, waveform logic storage list module, waveform section time-delay storage list module.
Thereby the control kernel unit produces control waveform according to the process operation of Fig. 1.Fig. 1 is the process flow diagram according to the method for the generation PDP control waveform of the embodiment of the invention.As shown in Figure 1, the method for the generation PDP control waveform of the embodiment of the invention comprises the steps:
Step S11: the address of determining waveform segment index stores table according to the value of the value of subfield counter and waveform segment counter;
Step S12: determine the address of waveform logic storage list and the address of waveform section time-delay storage list according to the value of waveform segment name index in this address and waveform subsegment counter;
Step S13: with the output waveform data of the data in the address of described waveform logic storage list as the waveform of described control waveform section, with the data in the address of described waveform section time-delay storage list as described waveform section time corresponding length.
Below to control kernel concrete function mode be described further.
Under the guide of the field sync signal of importing, kernel is started working, and the waveform subsegment counter is started working under the guide of basic counter, since 0 plus coujnt, when the value of waveform subsegment counter was 15, the waveform segment counter began to add 1, and the waveform subsegment counter gets back to 0 simultaneously; Corresponding above-described each waveform segment is subdivided into 16 waveforms sections.When the waveform segment counter arrives 15 or the waveform segment index stores table of this moment waveform segment name index of exporting to the control kernel unit when finishing (EOS) for son, the waveform segment counter gets back to 0, and subfield counter adds 1 simultaneously.In waveform segment index stores table, last waveform segment name index of preceding 11 son fields is a son end (EOS), and last waveform segment name index of last height field is an end (EOF).When closing to an end for one, the waveform segment name index that waveform segment index stores table is exported to the control kernel unit is an end (EOF).This is indicating the end of working as previous field, and when next field synchronization arrives, the control kernel unit will be restarted above-mentioned running.When waveform segment index stores table is exported to the waveform segment name index of control kernel unit when keeping pulse (MAINSUS), the control kernel unit will be kept the son field of reading current correspondence the umber of pulse storage list from the son field and keep umber of pulse, keep impulse meter this moment and begin the subtraction counting, when keeping impulse meter and reduce to 1, the waveform segment name index that waveform segment index stores table is exported to the control kernel unit becomes next waveform segment name index, represents the end-of-pulsing of keeping of this son field.Each waveform segment is subdivided into 16 waveform sections, and the output waveform data of each waveform section is constant, the output waveform data of each waveform section is produced by the waveform logic storage list, and each waveform section time corresponding length is represented by the output of waveform section time-delay storage list, so each is constantly identical when the address of above-mentioned 2 ram tables, produce by the control kernel unit; The data of waveform logic storage list output are directly exported the output that produces circuit as the PDP control waveform, when the control kernel unit receives perdurability of waveform section of waveform section time-delay storage list output, basic counter receives the perdurability and the beginning subtraction counting of waveform section, when inferior counter reduces to 1, the waveform subsegment counter begins plus coujnt, and expression has entered next waveform section.
More than the address generating method of 4 ram tables as follows: the address of waveform logic storage list and waveform section time-delay storage list is determined jointly by the waveform segment name index and the waveform subsegment counter of the output of waveform segment index stores table; The address of waveform segment index stores table is determined jointly by subfield counter and waveform segment counter; The address that the umber of pulse storage list is kept in the son field is determined by subfield counter.
Fig. 2 is the synoptic diagram that produces the basic structure of circuit according to the PDP control waveform of the embodiment of the invention.Also showing the son field among Fig. 2 keeps umber of pulse storage list module and keeps impulse meter.The control kernel unit can also be used in the waveform segment name index that receives when keeping pulse, keep the son field of reading current correspondence the umber of pulse storage list module keeps umber of pulse and sends to then and keep impulse meter from son field, when this is kept impulse meter and reduces to 1, read next waveform segment name index from waveform segment index stores table module.
According to the technical scheme of the embodiment of the invention,, can produce the PDP control waveform easily according to the waveform logic of storage by using 4 ram tables and relevant counter.The system of the generation PDP control waveform in the embodiment of the invention can adopt the low and middle-end on-site programmable gate array FPGA to realize, adopt VHDL language to design, can use considerably less logical resource to realize that complicated control waveform produces function, and adopted sectional type, parameterized waveform state storage organization, made control waveform flexible design, simple.Adopt the technical scheme of the embodiment of the invention can design and revise the PDP control waveform comparatively easily, for the construction cycle that shortens the design of PDP control waveform, effectively reducing cost of development all has positive meaning.
Obviously, those skilled in the art should be understood that, above-mentioned each module of the present invention or each step can realize with the general calculation device, they can concentrate on the single calculation element, perhaps be distributed on the network that a plurality of calculation element forms, alternatively, they can be realized with the executable program code of calculation element, carry out by calculation element thereby they can be stored in the memory storage, and in some cases, can carry out step shown or that describe with the order that is different from herein, perhaps they are made into each integrated circuit modules respectively, perhaps a plurality of modules in them or step are made into the single integrated circuit module and realize.Like this, the present invention is not restricted to any specific hardware and software combination.
The above is the preferred embodiments of the present invention only, is not limited to the present invention, and for a person skilled in the art, the present invention can have various changes and variation.Within the spirit and principles in the present invention all, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (8)
1. method that produces plasma display (PDP) control waveform, each field that described PDP shows comprises a plurality of sons field, each described son field is divided into a plurality of waveform segments, each described waveform segment is divided into a plurality of waveform sections, the control waveform of each waveform section is constant, it is characterized in that described method comprises:
Determine the address of waveform segment index stores table according to the value of the value of subfield counter and waveform segment counter, determine the address of waveform logic storage list and the address of waveform section time-delay storage list according to the value of waveform segment name index in this address and waveform subsegment counter then, wherein each address of waveform logic storage list is corresponding one by one by the identical moment with each address of waveform section time-delay storage list;
With the output waveform data of the data in the address of described waveform logic storage list as the waveform of described control waveform section, with the data in the address of described waveform section time-delay storage list as described waveform section time corresponding length.
2. method according to claim 1, it is characterized in that, in described waveform segment name index when keeping pulse, keep the son field of reading current correspondence the umber of pulse storage list keeps umber of pulse and sends to then and keep impulse meter from son field, when this is kept impulse meter and reduces to 1, read next waveform segment name index from waveform segment index stores table.
3. method according to claim 1 is characterized in that, in described waveform segment index stores table, last waveform segment name index of preceding M-1 son field is a son end, and last waveform segment name index of last height field is an end; Wherein M is a positive integer, represents each sub-number of fields that comprises that described PDP shows.
4. method according to claim 1 is characterized in that, when the value of waveform subsegment counter was N-1, the waveform segment counter began to add 1, and the waveform subsegment counter gets back to 0 simultaneously; Wherein N is a positive integer, represents the sub-hop count of waveform that each waveform segment comprises.
5. method according to claim 1 is characterized in that, when the waveform segment name index of waveform segment counter arrival K or the output of the waveform segment index stores table of this moment was the end of son field, the waveform segment counter got back to 0, and subfield counter adds 1 simultaneously.
6. according to each described method in the claim 1 to 5, it is characterized in that described each field comprises 12 son fields; Described each son field is divided into 1 to 16 waveform segment; Described each waveform segment is divided into 16 waveform sections.
7. system that produces plasma display (PDP) control waveform, each field that described PDP shows comprises a plurality of sons field, each described son field is divided into a plurality of waveform segments, each described waveform segment is divided into a plurality of waveform sections, the control waveform of each waveform section is constant, it is characterized in that described system comprises:
Control kernel unit, subfield counter, waveform segment counter, waveform segment index stores table module, waveform subsegment counter, waveform logic storage list module, waveform section time-delay storage list module;
Wherein in waveform logic storage list module and the waveform section time-delay storage list, each address is corresponding one by one by the identical moment with each address of waveform section time-delay storage list;
Described control kernel unit is used for determining according to the value of the value of subfield counter and waveform segment counter the address of waveform segment index stores table, determine the address of waveform logic storage list and the address of waveform section time-delay storage list according to the value of waveform segment name index in this address and waveform subsegment counter then, and with the output waveform data of the data in the address of described waveform logic storage list as the waveform of described control waveform section, with the data in the address of described waveform section time-delay storage list as described waveform section time corresponding length.
8. system according to claim 7 is characterized in that, comprises that also sub is kept umber of pulse storage list module and keep impulse meter;
Described control kernel unit also is used in the waveform segment name index that receives when keeping pulse, keep the son field of reading current correspondence the umber of pulse storage list module keeps umber of pulse and sends to then and keep impulse meter from son field, when this is kept impulse meter and reduces to 1, read next waveform segment name index from waveform segment index stores table module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010507681 CN101950529B (en) | 2010-09-30 | 2010-09-30 | Method and system for producing plasma display panel control waveform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010507681 CN101950529B (en) | 2010-09-30 | 2010-09-30 | Method and system for producing plasma display panel control waveform |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101950529A true CN101950529A (en) | 2011-01-19 |
| CN101950529B CN101950529B (en) | 2012-08-22 |
Family
ID=43454007
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010507681 Expired - Fee Related CN101950529B (en) | 2010-09-30 | 2010-09-30 | Method and system for producing plasma display panel control waveform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101950529B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113014463A (en) * | 2021-02-25 | 2021-06-22 | 上海赞芯电子科技有限公司 | Communication method for electronic fuse |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1750091A (en) * | 2005-10-14 | 2006-03-22 | 彩虹集团电子股份有限公司 | Adaptive brightness logic method of controlling wave form generation of color plasma display screen |
| CN1801284A (en) * | 2006-01-11 | 2006-07-12 | 彩虹集团电子股份有限公司 | Adaptive brightness logical control waveform generating method for AC plasma display panel |
| CN1801285A (en) * | 2006-01-11 | 2006-07-12 | 彩虹集团电子股份有限公司 | Adaptive high contrast drive control device and method for plasma display panel |
| EP2105912A2 (en) * | 1995-07-21 | 2009-09-30 | Canon Kabushiki Kaisha | Drive circuit for display device with uniform luminance characteristics |
-
2010
- 2010-09-30 CN CN 201010507681 patent/CN101950529B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2105912A2 (en) * | 1995-07-21 | 2009-09-30 | Canon Kabushiki Kaisha | Drive circuit for display device with uniform luminance characteristics |
| CN1750091A (en) * | 2005-10-14 | 2006-03-22 | 彩虹集团电子股份有限公司 | Adaptive brightness logic method of controlling wave form generation of color plasma display screen |
| CN1801284A (en) * | 2006-01-11 | 2006-07-12 | 彩虹集团电子股份有限公司 | Adaptive brightness logical control waveform generating method for AC plasma display panel |
| CN1801285A (en) * | 2006-01-11 | 2006-07-12 | 彩虹集团电子股份有限公司 | Adaptive high contrast drive control device and method for plasma display panel |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113014463A (en) * | 2021-02-25 | 2021-06-22 | 上海赞芯电子科技有限公司 | Communication method for electronic fuse |
| CN113014463B (en) * | 2021-02-25 | 2022-04-19 | 上海赞芯电子科技有限公司 | Communication method for electronic fuse |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101950529B (en) | 2012-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100505009C (en) | Display device driving method | |
| CN101901578B (en) | Display control method and device | |
| CN102768819B (en) | OLED (organic light emitting diode) real-time display driving control system and control method thereof | |
| CN203386459U (en) | Display control system supporting grayscale extension and driving chip | |
| CN104318885A (en) | Touch display screen and time-sharing drive method thereof | |
| AU2925000A (en) | Elastic interface apparatus and method therefor | |
| CN107507557A (en) | A kind of LED driving pulses width dividing method and system | |
| CN102788891A (en) | Complex waveform sequence generator | |
| US7671876B2 (en) | Resolution scaler using a decimal part of an accumulator output as a weight for generating scaled pixel data | |
| CN101059934B (en) | Scan driving circuit and organic light emitting display using the same | |
| CN100535974C (en) | Total caching OLED display screen arrange control circuit | |
| CN101405940B (en) | Counter circuit, display unit and control signal generation circuit equipped with the counter circuit | |
| CN101950529B (en) | Method and system for producing plasma display panel control waveform | |
| CN205282052U (en) | GOA circuit, display panel and display device | |
| US5448257A (en) | Frame buffer with matched frame rate | |
| CN101345030A (en) | Display equipment and method for driving the same | |
| CN103390387A (en) | Frequency doubling display control method and system | |
| JP3310082B2 (en) | Liquid crystal display device and coordinate detection method in liquid crystal integrated tablet | |
| RU2461060C1 (en) | Knapsack problem solving device | |
| CN101097671B (en) | Numerical multi-digit truth value display method for optimizing display member and display equipment thereof | |
| TWI388202B (en) | Device of gathering statistics of gray distribution of image and method thereof | |
| CN1750091A (en) | Adaptive brightness logic method of controlling wave form generation of color plasma display screen | |
| CN100386797C (en) | Method of generating line field signal beneficial to realize digital video frequency image contraction and enlargement interpolation | |
| CN102622963A (en) | Simple and universal full-hardware control system of display screen | |
| CN100447839C (en) | AC PDP adaptive brightness logic method of controlling wave form generation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120822 Termination date: 20160930 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |