CN101930349A - Led scanning control chip - Google Patents
Led scanning control chip Download PDFInfo
- Publication number
- CN101930349A CN101930349A CN 201010253957 CN201010253957A CN101930349A CN 101930349 A CN101930349 A CN 101930349A CN 201010253957 CN201010253957 CN 201010253957 CN 201010253957 A CN201010253957 A CN 201010253957A CN 101930349 A CN101930349 A CN 101930349A
- Authority
- CN
- China
- Prior art keywords
- input end
- output terminal
- connects
- shift register
- sixteen bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
Abstract
The invention discloses an LED scanning control chip, comprising the following modules of an output amperage adjuster, a constant current source, a counter, a synchronous controller, a sixteen-bit displacement buffer, a state buffer, a comparator, and a buffer memory, and the like. The invention has the advantages that a novel FPGA (Field Programmable Gate Array)-based scanning control chip forms an LED large screen display system together with a peripheral circuit, a display panel and a computer by arranging a synchronous controller, a counter, a displacement buffer, a buffer memory and a comparator: the grey display of 256 levels of the LED display screen is realized; and clear and stable pictures are displayed on the premise of simplifying system hardware structures.
Description
Technical field
The present invention relates to LED display and semi-conductor chip field, relate in particular to a kind of LED scanning control chip.
Background technology
LED(light emitting diode) display screen is made of light emitting diode matrix.Light emitting diode (LED) is a kind of current control device, have advantages such as brightness height, volume is little, monochromaticity good, response speed is fast, driving is simple, the life-span is long, therefore the information release tasks of the real-time of the competent various occasions of energy, diversity, dynamic has obtained widespread use.Wherein, the LED giant-screen is to be combined by led array, realize literal by certain control method, image, picture, video, the clear broadcast of signals such as TV, all adopted the form of standard cell block on its structure, promptly adopt 8*16,16*16,16*32,24*24 or 32*32 display pixel fluorescent tube constitutes a unit module, each module forms independently electron scanning function, control function, memory function, and constitute an independent subsystem with this, and then connect and compose complete some matrix LED giant-screen with each standard source and communication driver part, add certain computer controlled member made, just constituted the whole LED display system after having the multimedia card of digitizing component output or DVI card and power supply memory communication driver part.
See also Fig. 1, core wherein is the LED scanning control chip, how want to check on it controls, must know its gray scale scanning principle: for high grade grey level LED large screen display, the layered approach of gray scale is the key of Video Controller design, because the luminosity of LED and the fluorescent lifetime in the scan period are approximated to direct ratio, so the realization of gray shade scale promptly adopts modulation duty cycle to realize normally by the fluorescent lifetime of control LED and the ratio of scan period.Supposing that the display gray scale number of degrees is N, is t because gray level is 1 pixel in the correspondence time of lighting of screen body, thereby gray level is that data presentation time of i is it after the gray scale linear modulation, and the data presentation time that gray level is the highest is (N-1) * td.Common consideration is to finish in td once the reading of storer data line, and to be the cycle simultaneously with td be driven into the screen body with the data line of reading carries out gray scale and show.Since have N number of greyscale levels, so be frame-scan period: T=n*t*m,
Screen body display efficiency: p=(N-1) * t*m/T=(N-1)/N, setting video data input rate is Vi, it is Vo that storer is read speed, owing to must finish once reading of data line in the storage unit in the time at t, so Vo/Vi 〉=h/ (t*n) is arranged, establish λ and be storer and read ratio with input rate, i.e. λ=Vo/Vi, λ 〉=h/ (t*n)=h*N*m/ (T*n), for guaranteeing the steady display of image, the scanning frame frequency must be enough high, establishes F 〉=Fo, T≤To then, (To=1/Fo).Fo is the acceptable scanning frame frequency of human eye (Fo 〉=60), λ 〉=h*N*m/ (To*n); T=To/ (N*m).For 256 grades of gray scale full screen scannings, it is conflicting that high number of greyscale levels, high scanning frame frequency and low storer are read speed, obtain high number of greyscale levels, just must improve the read-out speed of storer, perhaps reduce vertical sweep frequency, when number of greyscale levels is higher, being difficult to reach the three with present integrated circuit realization level takes into account, one of solution is to adopt parallel organization in a large number, but one times of cost of the every minimizing of sweep frequency just increases by one times nearly, and the complexity of circuit also can increase to some extent; Another kind method is suitably to sacrifice the compromise of screen body display efficiency in the hope of frame frequency and speed, adopts λ=1, t=h/16, and promptly storer is read speed and is equaled the data input rate, and demonstration basic time unit is 1/16 of a line period.Gray scale scanning is realized by the method that gradation data step-by-step timesharing is shown, be that computer screen image is when exporting (each 8bit of red, green, blue) with every pixel 24bit, the not coordination of the bit byte by giving every kind of color distributes the different demonstration time to reach the purpose that gray scale shows, as the corresponding 1/16 row demonstration time of lowest order (the 8th), the 7th 1/8 row demonstration time of correspondence,, second 4 row demonstration time of correspondence, corresponding 8 row demonstration times of most significant digit.Screen volume data update time is unit with the line period, and lowest order corresponding update time is 1 line time, wherein shows 1/16 line time, in all the other 15/16 line times, produces blanking signal by control circuit and carries out blanking, and all the other positions roughly the same.
Summary of the invention
The technical matters that the present invention mainly solves provides a kind of LED scanning control chip of importing based on eight bit parallels of FPGA, 256 grades of gray scales that can realize LED display show, obtain steady and audible picture display effect under the prerequisite of simplified system hardware configuration.
For solving the problems of the technologies described above, the technical scheme that the present invention adopts is: a kind of LED scanning control chip is provided, comprises output current regulator, constant current source, counter, isochronous controller, sixteen bit bit shift register, status register, comparer and buffering storer; Described output current regulator has first input end, second input end and output terminal, described counter has first input end, second input end and output terminal, described isochronous controller has input end, first output terminal, second output terminal and the 3rd output terminal, described sixteen bit bit shift register has first input end, second input end, the 3rd input end, four-input terminal, first output terminal, second output terminal and the 3rd output terminal, described memory buffer has input end and output terminal, and described comparer has first input end, second input end and output terminal; The first input end of described output current regulator connects the outer meeting resistance that is used to set output current, second input end of described output current regulator connects first output terminal of described status register, and the output terminal of described output current regulator connects the control end of constant current source; The first input end of described counter connects the GTG clock signal, and second input end of described counter connects the output terminal of isochronous controller, and the output terminal of described counter connects the first input end of described comparer; The input end of described isochronous controller connects the data strobe signal, first output terminal of described isochronous controller connects second input end of described counter, second output terminal of described isochronous controller connects the first input end of described status register, and the 3rd output terminal of described isochronous controller connects described sixteen bit bit shift register the 3rd input end; The first input end of described sixteen bit bit shift register connects data clock signal, the second input end input serial data of described sixteen bit bit shift register, the 3rd input end of described sixteen bit bit shift register connects the 3rd output terminal of isochronous controller, second output terminal of the four-input terminal connection status buffer of described sixteen bit bit shift register, second input end of the first output terminal connection status buffer of described sixteen bit bit shift register, second output terminal of described sixteen bit bit shift register connects the input end of memory buffer, the 3rd output terminal output serial data of described sixteen bit bit shift register; The input end of described memory buffer connects second output terminal of sixteen bit bit shift register, and the output terminal of described memory buffer connects second input end of described comparer; The output terminal of the first input end linkage counter of described comparer, second input end of described comparer connects the input end of memory buffer, and the output terminal of described comparer connects constant current source.
Wherein, described LED scanning control chip also comprises sixteen bit LED misdata processing module, described sixteen bit bit shift register has the 5th input end, the input end of described sixteen bit LED misdata processing module connects constant current source, and the output terminal of described sixteen bit LED misdata processing module connects the 5th input end of sixteen bit bit shift register.
Wherein, the quantity of the quantity of the quantity of described memory buffer, described comparer and described constant current source is identical.
Wherein, the quantity of the quantity of the quantity of described memory buffer, described comparer and described constant current source is 16.
Wherein, described counter is 12 or 16 digit counters.
The invention has the beneficial effects as follows: its circuit complexity of a large amount of employing parallel organizations and the higher defective of cost that are different from prior art, perhaps sacrifice chip performance and try to achieve the defective of effect, the present invention adopts a kind of novel based on the FPGA(field programmable gate array) scanning control chip, by isochronous controller is set, counter, bit shift register, memory buffer and comparer, make this chip and peripheral circuit, the LED large screen display system that display panel and computing machine constitute, 256 grades of gray scales that realize LED display show, obtain steady and audible picture display effect under the prerequisite of simplified system hardware configuration.
Description of drawings
Fig. 1 is the LED display system architectures block scheme of background technology.
Fig. 2 is the functional block diagram of the LED scanning control chip of the embodiment of the invention.
Fig. 3 is the control circuit figure of the LED scanning control chip of the embodiment of the invention.
Embodiment
By describing technology contents of the present invention, structural attitude in detail, realized purpose and effect, give explanation below in conjunction with embodiment and conjunction with figs. are detailed.
See also Fig. 2, LED scanning control chip of the present invention comprises output current regulator, constant current source, counter, isochronous controller, sixteen bit bit shift register, sixteen bit LED misdata processing module, status register, comparer and buffering storer;
Described output current regulator has first input end, second input end and output terminal, the first input end of described output current regulator connects the outer meeting resistance that is used to set output current, second input end of described output current regulator connects first output terminal of described status register, and the output terminal of described output current regulator connects the control end of constant current source;
Described counter has first input end, second input end and output terminal, the first input end of described counter connects the GTG clock signal, second input end of described counter connects the output terminal of isochronous controller, and the output terminal of described counter connects the first input end of described comparer;
Described isochronous controller has input end, first output terminal, second output terminal and the 3rd output terminal, the input end of described isochronous controller connects the data strobe signal, first output terminal of described isochronous controller connects second input end of described counter, second output terminal of described isochronous controller connects the first input end of described status register, and the 3rd output terminal of described isochronous controller connects described sixteen bit bit shift register;
Described sixteen bit bit shift register has first input end, second input end, the 3rd input end, four-input terminal, the 5th input end, first output terminal, second output terminal and the 3rd output terminal, the first input end of described sixteen bit bit shift register connects data clock signal, the second input end input serial data of described sixteen bit bit shift register, the 3rd input end of described sixteen bit bit shift register connects the 3rd output terminal of isochronous controller, second output terminal of the four-input terminal connection status buffer of described sixteen bit bit shift register, the 5th input end of described sixteen bit bit shift register connects the output terminal of sixteen bit LED misdata processing module, second input end of the first output terminal connection status buffer of described sixteen bit bit shift register, second output terminal of described sixteen bit bit shift register connects the input end of memory buffer, the 3rd output terminal output serial data of described sixteen bit bit shift register;
The input end of described memory buffer connects second output terminal of sixteen bit bit shift register, and the output terminal of described memory buffer connects second input end of described comparer;
Described comparer has first input end, second input end and output terminal, the output terminal of the first input end linkage counter of described comparer, second input end of described comparer connects the input end of memory buffer, and the output terminal of described comparer connects constant current source;
The input end of described sixteen bit LED misdata processing module connects constant current source, and the output terminal of described sixteen bit LED misdata processing module connects the 5th input end of sixteen bit bit shift register.
The quantity of described memory buffer is identical with the quantity of the quantity of described comparer and described constant current source, can or be 16 multiple for 16.
Described counter is 12 or 16 digit counters.
The embodiment of the invention is to realize like this from vain to 256 grades of black gray-scale Control, this control chip has 16 bit serial input ports with clock synchronization, include 16 bit shift buffers and 16 bit data latchs, can be shifted and latch 16 bit serial data.When circuit was started working, 16 bit serial data were squeezed under the effect of shift clock pulse in the offset buffer module of chip, and 16 shift registers are contained in its inside, were shifted after 16 times, and data will output to next chip from the SDO of this chip; 16 16 bit data of gained of will being shifted simultaneously are input in the GTG mapped buffer storer, this moment is as long as the output control signal is low, provide the capable gating signal of row of the same name and make its output open, each row can begin to export constant current, simultaneously 12 digit counters begin the gray level clock is counted, and when the gray-scale value of being stored in count value and this row comparer equated, i.e. end was exported in the constant current of these row, thereby realize that corresponding LED shows the control of time, i.e. dutycycle control.If adopt 10 these indicative control unit cascade driving LED display screens, then parallel always displacement just can be finished the transmission of first line data for 160 times.
Utilization VerilogHDL writes code and with the Modelsim simulation software this circuit code is compiled emulation, can see under the control of control ends such as control end enable, rsel, bc_ena, latch, can realize control according to different demands to different gray scales and brightness, in the gray-scale Control unit, data shift transport to output terminal after having passed through 16 pulses is exported, and has realized the adjustable of 8 row or 16 row outputs; In brightness control unit, can realize the adjustable of output data equally by the value of adjusting enable, bc_ena, latch, thereby realize the function of brilliance control accurately; Equal demonstration time of this row of the same name according to whole transmission times of each several part row of the same name, can obtain the value in line period and row cycle, be i.e. the line number of line period=frame period/scan mode, row cycle=line period/(every row count * part number).For example frame frequency is 120Hz, and then the frame period is 1/120s=8.33ms, is 1,/16 80 row to be divided into 5 16 row according to scan mode, and every row 160 is listed as, and line period is 520.6 μ s like this, and the row cycle is 650.75ns, and the row frequency is 1.54*106Hz.
Each pin of the chip of the embodiment of the invention is defined as follows:
GND: the earth terminal of steering logic and drive current.
SDI: the serial data input end that inputs to bit shift register.
DCLK: the input end of data clock signal, the data displacement occurs in the clock rising edge, when LE starts, but input control order.
LE: data are dodged the control input end, cooperate DCLK can assign control command.
OUT0 ~ OUT15: constant current output terminal.
GCLK: GTG clock signal input terminal, GTG show it is by the function that relatively reach Wave-wide regulation controlled electric of GTG clock with the input data.
SDO: the serial data output terminal, the SDI that can be connected to next driver holds.
R-EXT: the input end that connects outer meeting resistance; This outer meeting resistance can be set the output current of all output channels.
The VDD:3.3V/5V power source supply end.
See also Fig. 3, the circuit control end of the embodiment of the invention is defined as follows:
Din: data input pin.
Rsel: row selects signal end.
Mode: pattern control end.
Latch: latch signal end.
Clk: clock signal terminal.
Clkh: high level output.
Clkl: low level output.
Enable: enable control end.
Be different from its circuit complexity of a large amount of employing parallel organizations and the higher defective of cost of prior art, perhaps sacrifice chip performance and try to achieve the defective of effect, the present invention adopts a kind of novel scanning control chip based on FPGA, by isochronous controller, counter, bit shift register, memory buffer and comparer are set, make the LED large screen display system that this chip and peripheral circuit, display panel and computing machine constitute, 256 grades of gray scales that realize LED display show, obtain steady and audible picture and show under the prerequisite of simplified system hardware configuration.
The above only is embodiments of the invention; be not so limit claim of the present invention; every equivalent structure or equivalent flow process conversion that utilizes instructions of the present invention and accompanying drawing content to be done; or directly or indirectly be used in other relevant technical fields, all in like manner be included in the scope of patent protection of the present invention.
Claims (5)
1. a LED scanning control chip is characterized in that: comprise output current regulator, constant current source, counter, isochronous controller, sixteen bit bit shift register, status register, comparer and buffering storer;
Described output current regulator has first input end, second input end and output terminal, described counter has first input end, second input end and output terminal, described isochronous controller has input end, first output terminal, second output terminal and the 3rd output terminal, described sixteen bit bit shift register has first input end, second input end, the 3rd input end, four-input terminal, first output terminal, second output terminal and the 3rd output terminal, described memory buffer has input end and output terminal, and described comparer has first input end, second input end and output terminal;
The first input end of described output current regulator connects the outer meeting resistance that is used to set output current, second input end of described output current regulator connects first output terminal of described status register, and the output terminal of described output current regulator connects the control end of constant current source;
The first input end of described counter connects the GTG clock signal, and second input end of described counter connects the output terminal of isochronous controller, and the output terminal of described counter connects the first input end of described comparer;
The input end of described isochronous controller connects the data strobe signal, first output terminal of described isochronous controller connects second input end of described counter, second output terminal of described isochronous controller connects the first input end of described status register, and the 3rd output terminal of described isochronous controller connects described sixteen bit bit shift register the 3rd input end;
The first input end of described sixteen bit bit shift register connects data clock signal, the second input end input serial data of described sixteen bit bit shift register, the 3rd input end of described sixteen bit bit shift register connects the 3rd output terminal of isochronous controller, second output terminal of the four-input terminal connection status buffer of described sixteen bit bit shift register, second input end of the first output terminal connection status buffer of described sixteen bit bit shift register, second output terminal of described sixteen bit bit shift register connects the input end of memory buffer, the 3rd output terminal output serial data of described sixteen bit bit shift register;
The input end of described memory buffer connects second output terminal of sixteen bit bit shift register, and the output terminal of described memory buffer connects second input end of described comparer;
The output terminal of the first input end linkage counter of described comparer, second input end of described comparer connects the input end of memory buffer, and the output terminal of described comparer connects constant current source.
2. LED scanning control chip according to claim 1, it is characterized in that: also comprise sixteen bit LED misdata processing module, described sixteen bit bit shift register has the 5th input end, the input end of described sixteen bit LED misdata processing module connects constant current source, and the output terminal of described sixteen bit LED misdata processing module connects the 5th input end of sixteen bit bit shift register.
3. LED scanning control chip according to claim 1 and 2 is characterized in that: the quantity of the quantity of described memory buffer, the quantity of described comparer and described constant current source is identical.
4. LED scanning control chip according to claim 3 is characterized in that: the quantity of the quantity of described memory buffer, the quantity of described comparer and described constant current source is 16.
5. LED scanning control chip according to claim 1 and 2 is characterized in that: described counter is 12 or 16 digit counters.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102539579A CN101930349B (en) | 2010-08-16 | 2010-08-16 | Led scanning control chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102539579A CN101930349B (en) | 2010-08-16 | 2010-08-16 | Led scanning control chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101930349A true CN101930349A (en) | 2010-12-29 |
| CN101930349B CN101930349B (en) | 2012-01-11 |
Family
ID=43369548
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010102539579A Expired - Fee Related CN101930349B (en) | 2010-08-16 | 2010-08-16 | Led scanning control chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101930349B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107131461A (en) * | 2016-02-26 | 2017-09-05 | 法雷奥照明公司 | The Vehicular illumination device of display with driving assistance information |
| CN110277052A (en) * | 2019-06-13 | 2019-09-24 | 华中科技大学 | Multirow sweeps the all-colour LED driving chip and driving method of high refresh rate |
| CN113763875A (en) * | 2021-09-28 | 2021-12-07 | 福建捷联电子有限公司 | Driving method and circuit for dual-mode modulation RGB LED |
| CN113936591A (en) * | 2021-11-01 | 2022-01-14 | 四川启睿克科技有限公司 | Display device driving circuit and driving method thereof |
| WO2022021123A1 (en) * | 2020-07-29 | 2022-02-03 | 西安钛铂锶电子科技有限公司 | Display drive circuit and method, led display panel, and display apparatus |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2302555Y (en) * | 1997-07-08 | 1998-12-30 | 马卓钊 | Scanning device with image storing and greyscale decoding outputting |
| CN1204919A (en) * | 1997-07-08 | 1999-01-13 | 马卓钊 | Scanning device with image storage and grey level decoding output |
| CN101345021A (en) * | 2008-08-26 | 2009-01-14 | 福州大学 | Image gray scale modulation method and driving circuit of field-enhanced emission display used for big screen |
| CN201788499U (en) * | 2010-08-16 | 2011-04-06 | 深圳市洲明科技股份有限公司 | Led scanning control chip device |
-
2010
- 2010-08-16 CN CN2010102539579A patent/CN101930349B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2302555Y (en) * | 1997-07-08 | 1998-12-30 | 马卓钊 | Scanning device with image storing and greyscale decoding outputting |
| CN1204919A (en) * | 1997-07-08 | 1999-01-13 | 马卓钊 | Scanning device with image storage and grey level decoding output |
| CN101345021A (en) * | 2008-08-26 | 2009-01-14 | 福州大学 | Image gray scale modulation method and driving circuit of field-enhanced emission display used for big screen |
| CN201788499U (en) * | 2010-08-16 | 2011-04-06 | 深圳市洲明科技股份有限公司 | Led scanning control chip device |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107131461A (en) * | 2016-02-26 | 2017-09-05 | 法雷奥照明公司 | The Vehicular illumination device of display with driving assistance information |
| CN110277052A (en) * | 2019-06-13 | 2019-09-24 | 华中科技大学 | Multirow sweeps the all-colour LED driving chip and driving method of high refresh rate |
| CN110277052B (en) * | 2019-06-13 | 2020-08-04 | 华中科技大学 | Full-color L ED driving chip with multi-row scanning high refresh rate and driving method |
| WO2022021123A1 (en) * | 2020-07-29 | 2022-02-03 | 西安钛铂锶电子科技有限公司 | Display drive circuit and method, led display panel, and display apparatus |
| CN113763875A (en) * | 2021-09-28 | 2021-12-07 | 福建捷联电子有限公司 | Driving method and circuit for dual-mode modulation RGB LED |
| CN113936591A (en) * | 2021-11-01 | 2022-01-14 | 四川启睿克科技有限公司 | Display device driving circuit and driving method thereof |
| CN113936591B (en) * | 2021-11-01 | 2023-06-09 | 四川启睿克科技有限公司 | Display device driving circuit and driving method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101930349B (en) | 2012-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10043493B2 (en) | Drive method and system for LED display panel | |
| CN101930349B (en) | Led scanning control chip | |
| CN101578001B (en) | Method for adjusting direct LED backlight color and adjusting device thereof | |
| CN1639759A (en) | Configurable panel controller and flexible display interface | |
| CN110379368A (en) | The driving method of pulsewidth and voltage hybrid modulation, driving device and display device | |
| CN1713264A (en) | Digital OSD controller based on FRGA | |
| CN102006696B (en) | Light-emitting diode backlight drive circuit, method and constant current source thereof | |
| CN102622982B (en) | Driving method for LCoS display chip and display chip thereof | |
| CN201788499U (en) | Led scanning control chip device | |
| US20230267875A1 (en) | Display drive circuit and method, led display board and display device | |
| CN101345021B (en) | Image gray scale modulation method and driving circuit of field-enhanced emission display used for big screen | |
| CN2893844Y (en) | Field emission display integrated driving circuit capable of displaying colourful visual freqency image | |
| CN104853489B (en) | Light emitting diode driving circuit and driving system | |
| US9271360B2 (en) | LED driving circuit, LED driving device and driving method | |
| CN102915705A (en) | Timing sequence generating circuit for improving definition of light-emitting diode (LED) display screen with gray scale | |
| Hsia et al. | Intercross scanning control with double driver for micro-LED display | |
| CN103390387A (en) | Frequency doubling display control method and system | |
| CN101261820A (en) | Source pole driver | |
| WO2023226621A1 (en) | Driving control apparatus, driving control method and display apparatus | |
| CN105528991A (en) | LED scanning control display unit | |
| CN100388350C (en) | Grid control signal generation apparatus and method for liquid crystal display | |
| CN202799283U (en) | Light emitting diode driving circuit and driving system | |
| CN103927986A (en) | Constant current drive chip of LED high-density display screen | |
| KR20130039295A (en) | Liquid crystal display device and method for driving the same | |
| CN100388349C (en) | Power saving method for liquid crystal display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120111 |