CN101872723A - Germanium tunnelling diode and preparation method thereof - Google Patents

Germanium tunnelling diode and preparation method thereof Download PDF

Info

Publication number
CN101872723A
CN101872723A CN201010180596A CN201010180596A CN101872723A CN 101872723 A CN101872723 A CN 101872723A CN 201010180596 A CN201010180596 A CN 201010180596A CN 201010180596 A CN201010180596 A CN 201010180596A CN 101872723 A CN101872723 A CN 101872723A
Authority
CN
China
Prior art keywords
germanium
preparation
aluminium
heavy doping
diode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201010180596A
Other languages
Chinese (zh)
Other versions
CN101872723B (en
Inventor
张滢清
赵嘉林
韩基东
赵云午
郑云华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Xincontinental Technology Co ltd
Original Assignee
WUXI HANYONG MICROELECTRONICS CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WUXI HANYONG MICROELECTRONICS CO Ltd filed Critical WUXI HANYONG MICROELECTRONICS CO Ltd
Priority to CN201010180596.XA priority Critical patent/CN101872723B/en
Publication of CN101872723A publication Critical patent/CN101872723A/en
Application granted granted Critical
Publication of CN101872723B publication Critical patent/CN101872723B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention provides a germanium tunnelling diode, which has uniform texture and realizes high current density of a tunnelling device and a preparation method thereof. By adopting methods of simple spin coating and doping, metal deposition, plasma chemical vapor deposition, melt quick growth liquid phase epitaxy and the like, the invention provides a low-cost preparation method of the germanium tunnelling diode. The preparation method has the advantages of low cost of material equipment and compatibility with the conventional silicon process. Materials and the method, which are used in the preparation process, are low in cost, nontoxic and harmless; and instruments and the method are widely used for the large-scale integrated industrial manufacturing of industrial silicon.

Description

A kind of germanium tunnelling diode and preparation method thereof
Technical field
The present invention relates to high-speed semiconductor device and quantum device field, specifically is a kind of germanium tunnelling diode and preparation method thereof.
Background technology
Along with the continuous upgrading of Moore's Law asymptotic limit and consumption, the manufacturing method thereof of high speed device has caused the great attention of research institutions and enterprise.And that germanium tunnelling diode has current density is big, and operating rate is fast, unique differential negative resistance characteristic, be easy to and advantages such as present silicon technology manufacturing technology combines, can be widely used in the RF radio circuit, high-speed oscillator, memory is in the circuit such as MULTI-VALUED LOGIC CIRCUIT.In the near future, will add germanium in the silicon device of high speed circuit, and perhaps become germanium fully, and toxicity such as other element GaAs are very big, it is very high to utilize this element to make the high speed device cost, is unfavorable for popularizing.At present domestic and international each major company is all at exploitation germanium device technology processing procedure, so the germanium tunnelling diode device is star's device of following high speed circuit.
Announced a kind of method of the GaAs/ALGaAs/InGaAs of employing material preparation resonance tunnel-through diode in U.S. Pat 6229153.But this method cost height with problem such as the silicon technology of current main-stream is incompatible, makes it be difficult for penetration and promotion again.The preparation method of tunnelling diode that domestic patent 200410006243.2 and patent 2006101472220.2 are announced all is to use the vapor phase epitaxial growth method, and this method material cost is expensive, also is difficult for penetration and promotion.
Utilize the process for vapor phase epitaxy unmatched slightly material of bandwidth of on three or five compounds of group, growing, facilitate electron tunneling to form quantum well.The toxic material of three or five compounds of group (for example GaAs) preparation process, instrument and safety requirements height to preparation cause preparation cost too high.Simultaneously in extensive integrated industrial process, because cost and technology capacitive problem still can't combine three or five family's materials and technology at present with the main flow silicon technology based on silicon technology.These two shortcomings make prior art can only be applied in special dimensions such as military affairs, can't large-scale application.
Summary of the invention
The objective of the invention is to overcome the shortcoming that exists in the prior art, overcome above-mentioned the deficiencies in the prior art, provide a kind of of the same type in the tunneling device current density the highest germanium tunnelling diode, a kind of germanium tunnelling diode preparation method with low cost is provided simultaneously.
In order to realize above purpose, the present invention by the following technical solutions:
A kind of preparation method of germanium tunnelling diode is characterized in that, comprises the steps:
Step 1: use low-doped germanium wafer to be substrate, adopt the spin coating doping method to make substrate be doped to heavy doping n type germanium wafer;
Step 2: adopt the metal sedimentation to cover the middle part of heavy doping n type germanium wafer with aluminium;
Step 3: form the tableland with wet process after the photoetching;
Step 4: using plasma chemical vapour deposition technique cvd nitride gallium covers the tableland;
Step 5: adopt rta technique, make the germanium on aluminium and surface be dissolved as liquid, form aluminium Zhe Gong Rong liquid, on cover gallium nitride and make aluminium Zhe Gong Rong liquid keep stable as miniature crucible;
Step 6: cool off after the short annealing, form heavy doping p type germanium, form tunnel-through diode with original weight Doped n-type germanium.
As a kind of preferred manufacturing procedure of the preparation method of germanium tunnelling diode, the temperature of rta technique is 500 ℃ to 700 ℃, and aluminium Zhe Gong Rong liquid height is that 100nm is to 120nm.
Further, the temperature of rta technique is preferably 600 ℃, and aluminium Zhe Gong Rong liquid height is preferably 110nm.
As the prepared product of the preparation method of germanium tunnelling diode of the present invention, a kind of germanium tunnelling diode comprises heavy doping n type germanium substrate, heavy doping p type germanium layer, aluminium germanium alloy layer, the gallium nitride compound layer repeatedly put successively from bottom to top.
Preferred as to the germanium tunnelling diode product, heavy doping p type germanium layer height is 50nm-70nm.
As the optimal selection to the germanium tunnelling diode product, heavy doping p type germanium layer height is 60nm.
Preparation method of the present invention is based on germanium, without vapor phase epitaxial growth technology, but utilizes simple spin coating to mix, and the quick growth-promoting media phase epitaxy method of melt, and it is more even to make tunnel-through diode make, and the tunneling device current density of realization is the highest in of the same type.So it is low that preparation method of the present invention has a material installation cost, with the compatible advantage of existing silicon technology, solved the shortcoming of prior art.Material that preparation process is used such as germanium, spin coating is mixed, and the aluminium cost is not high, nonhazardous.Used instrument such as plasma activated chemical vapour deposition and short annealing all are widely used in the extensive integrated industry of industrial quarters silicon and make.
Germanium and silicon belong to the periodic table in same group, all chemical similarity, and therefore, preparation method of the present invention also can be used for silicon.
Simultaneously, the invention provides the germanium tunnelling diode that this preparation method of a kind of application obtains, it is more even that this tunnel-through diode is compared existing tunnel-through diode, and the tunneling device current density of realization is the highest in of the same type.
Similarly, the SiGe tunnel-through diode with preparation method of the present invention obtains also has confers similar advantages.
Description of drawings
Schematic diagram when Fig. 1 forms the tableland for aluminium lamination covers germanium wafer;
Schematic diagram when Fig. 2 covers the tableland for gallium nitride;
Fig. 3 is the schematic diagram when forming aluminium Zhe Gong Rong liquid;
Fig. 4 is the schematic diagram of germanium tunnelling diode.
Embodiment
The invention will be further described below in conjunction with the drawings and specific embodiments, but be not limited thereto.
Fig. 1 is respectively the structural representation of germanium tunnelling diode preparation method in different step to Fig. 4.
As shown in Figure 1, the preparation method who describes according to the present invention uses low-doped germanium wafer (Ge) to be substrate, adopts the spin coating doping method to make substrate be doped to heavy doping n type germanium wafer (n+Ge); Adopt the metal sedimentation to cover the middle part of heavy doping n type germanium wafer with aluminium (Al) then; Form the tableland with wet process after the photoetching.The height of aluminium lamination is preferably 100nm, and certainly, the height of aluminium lamination can fluctuate in certain scope, and for example 80nm also is fine between the 120nm.
Spin coating is meant the axle rotation of substrate perpendicular to self surface, simultaneously liquid coating material is coated in on-chip technology.Semiconductor why can extensive use, and what rely on is exactly that it can change that it is electrical by implant impurity in its lattice, and this process is referred to as to mix.Impurity concentration and polarity that doping enters extrinsic semiconductor all can produce very big influence to semi-conductive conductive characteristic.Usually doping content is high more, and it is good more that semi-conductive conductivity will become, and reason is that the electron amount that can enter the conduction band can improve and increase along with doping content.The semiconductor that doping content is very high can replace partly metal because conductivity is widely used in the integrated circuit of today near metal.High-dopant concentration usually can be on n or p back additional a target "+" number.
Photoetching is an industrial step when producing semiconductor element, and the contour structures that this step will be imprinted on the photomask is transferred on the surface of matrix.General flow is that at first (the present invention is the germanium substrate) is covered with the metal that one deck is only counted nanometer thickness on substrate, is covered with one deck photoresist then on this layer metal.This layer photoresist can hardening after photoetching (generally being ultraviolet ray).By photomask only at some local photoresist by photoetching.Photoresist has different types, and some is to all ultraviolet spectrogram sensitization, and some is only to certain photoreception of spectrum, and also some is to X ray or to electron beam sensitization.On silicon, be coated with the photoresist spinner of photoresist.Post-develop resistance agent is dried.Chip is placed in the solvent of a corroding metal then, adopts wet process that the corrosion of metals of not covered by photoresist is fallen.Use the another kind of special corrosive liquid photoresist of oven dry is got rid of then, on stromal surface, just stayed the metal that one deck has covered certain zone like this, form the tableland.
As shown in Figure 2, be using plasma chemical vapour deposition technique cvd nitride gallium (Si 3N 4) schematic diagram when covering the tableland.
Chemical vapor deposition (CVD) is the technology that is used for depositing multiple material that is most widely used in the semi-conductor industry, comprises large-scale insulating material, most of metal materials and metal alloy compositions.Principle is: two or more gaseous state raw material import in the reative cell, and chemical reaction takes place each other for they then, form a kind of new material, deposit on the wafer surface.Deposition silicon nitride film (Si 3N 4) be exactly to form by silane and nitrogen reaction.For chemical reaction can be carried out under lower temperature, make coating evenly not peel off simultaneously, can utilize the activity of plasma to promote reaction, Here it is plasma chemical vapor deposition.
As shown in Figure 3, be the schematic diagram when carrying out step 5, promptly adopt rta technique, make the germanium on aluminium and surface be dissolved as liquid, form aluminium germanium (AlGe) Gong Rong liquid, on cover gallium nitride (Si 3N 4) make aluminium Zhe Gong Rong liquid keep stable as miniature crucible.The temperature of rta technique is preferably 500 ℃ to 700 ℃, and aluminium Zhe Gong Rong liquid height is preferably 100nm to 120nm.The temperature of rta technique of the present invention is preferably 600 ℃, the preferred 110nm of aluminium Zhe Gong Rong liquid height.This step behind the employing rta technique, is utilized the quick growth-promoting media phase epitaxy method of melt, generates crystal.
As shown in Figure 4, be the schematic diagram of product germanium tunnelling diode of the present invention, cool off after the short annealing, form heavy doping p type germanium (p+Ge), form tunnel-through diode with original weight Doped n-type germanium (n+Ge).
Tunnel-through diode with method preparation of the present invention can show tangible differential negative resistance.The more important thing is that can reach peak current density is 120kA/cm 2, be the highest in the current density in the tunnel-through diode (Esaki tunnel diode) of the same type.Peak current density can be compared based on the resonance tunnel-through diode of three or five families with some or be surpassed.This product can substitute the expensive tunnel-through diode based on three or five compounds of group and be applied to simulation and Digital Logical Circuits at a high speed.
Obviously the foregoing description is not a limitation of the present invention, and above-mentioned a kind of germanium tunnelling diode and preparation method thereof can also have other many variations.Preparation method for example of the present invention is based on germanium, but can produce the silicon tunnel-through diode based on silicon equally.Though gone through the present invention in conjunction with above-mentioned example, some that should be understood that professional person in the industry can expect apparently are identical, and alternative scheme is within the protection range that all falls into claim of the present invention and limited.

Claims (6)

1. the preparation method of a germanium tunnelling diode is characterized in that, comprises the steps:
Step 1: use low-doped germanium wafer to be substrate, adopt the spin coating doping method to make substrate be doped to heavy doping n type germanium wafer;
Step 2: adopt the metal sedimentation to cover the middle part of heavy doping n type germanium wafer with aluminium;
Step 3: form the tableland with wet process after the photoetching;
Step 4: using plasma chemical vapour deposition technique cvd nitride gallium covers the tableland;
Step 5: adopt rta technique, make the germanium on aluminium and surface be dissolved as liquid, form aluminium Zhe Gong Rong liquid, on cover gallium nitride and make aluminium Zhe Gong Rong liquid keep stable as miniature crucible;
Step 6: cool off after the short annealing, form heavy doping p type germanium, form tunnel-through diode with original weight Doped n-type germanium.
2. use the germanium tunnelling diode that preparation method as claimed in claim 1 obtains for one kind, it is characterized in that, comprise heavy doping n type germanium substrate, heavy doping p type germanium layer, aluminium germanium alloy layer, the gallium nitride compound layer repeatedly put successively from bottom to top.
3. preparation method according to claim 1 is characterized in that, the temperature of described rta technique is 500 ℃ to 700 ℃, and described aluminium Zhe Gong Rong liquid height is that 100nm is to 120nm.
4. preparation method according to claim 3 is characterized in that, the temperature of described rta technique is 600 ℃, and described aluminium Zhe Gong Rong liquid height is 110nm.
5. germanium tunnelling diode according to claim 2 is characterized in that, described heavy doping P type germanium layer height is 50nm-70nm.
6. germanium tunnelling diode according to claim 5 is characterized in that, described heavy doping p type germanium layer height is 60nm.
CN201010180596.XA 2010-05-24 2010-05-24 Germanium tunnelling diode and preparation method thereof Expired - Fee Related CN101872723B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010180596.XA CN101872723B (en) 2010-05-24 2010-05-24 Germanium tunnelling diode and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010180596.XA CN101872723B (en) 2010-05-24 2010-05-24 Germanium tunnelling diode and preparation method thereof

Publications (2)

Publication Number Publication Date
CN101872723A true CN101872723A (en) 2010-10-27
CN101872723B CN101872723B (en) 2014-10-08

Family

ID=42997507

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010180596.XA Expired - Fee Related CN101872723B (en) 2010-05-24 2010-05-24 Germanium tunnelling diode and preparation method thereof

Country Status (1)

Country Link
CN (1) CN101872723B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229153B1 (en) * 1996-06-21 2001-05-08 Wisconsin Alumni Research Corporation High peak current density resonant tunneling diode
US20030219052A1 (en) * 2002-05-21 2003-11-27 University Of Massachusetts Systems and methods using phonon mediated intersubband laser
CN1564325A (en) * 2004-03-17 2005-01-12 清华大学 Hole resonance tunnel-through diode based on Si/SiGe
CN101257050A (en) * 2007-07-06 2008-09-03 韦文生 Nanometer silicon hetero-junction bidirectional tunneling diode
CN101325223A (en) * 2008-05-20 2008-12-17 无锡市纳微电子有限公司 Nanometer silicon variable capacitance diode and method of processing the same
CN101656280A (en) * 2008-08-22 2010-02-24 晶元光电股份有限公司 Luminous element

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6229153B1 (en) * 1996-06-21 2001-05-08 Wisconsin Alumni Research Corporation High peak current density resonant tunneling diode
US20030219052A1 (en) * 2002-05-21 2003-11-27 University Of Massachusetts Systems and methods using phonon mediated intersubband laser
CN1564325A (en) * 2004-03-17 2005-01-12 清华大学 Hole resonance tunnel-through diode based on Si/SiGe
CN101257050A (en) * 2007-07-06 2008-09-03 韦文生 Nanometer silicon hetero-junction bidirectional tunneling diode
CN101325223A (en) * 2008-05-20 2008-12-17 无锡市纳微电子有限公司 Nanometer silicon variable capacitance diode and method of processing the same
CN101656280A (en) * 2008-08-22 2010-02-24 晶元光电股份有限公司 Luminous element

Also Published As

Publication number Publication date
CN101872723B (en) 2014-10-08

Similar Documents

Publication Publication Date Title
Zhang et al. Recent progress in CVD growth of 2D transition metal dichalcogenides and related heterostructures
Su et al. Van der Waals 2D transition metal tellurides
US6440786B1 (en) Boron-carbide and boron rich rhobohedral based transistors and tunnel diodes
CN103077963B (en) A kind of Ohm contact electrode, its preparation method and comprise the semiconductor element of this Ohm contact electrode
Gao et al. High-performance flexible thin-film transistors based on single-crystal-like silicon epitaxially grown on metal tape by roll-to-roll continuous deposition process
Furlong et al. Aqueous solution epitaxy of CdS layers on CuInSe2
CN103390640B (en) A kind of with Bi2se3thin film is silicon carbide Schottky junction and the preparation method of contact layer
JPH0383332A (en) Manufacture of silicon carbide semiconductor device
Gouda et al. Correlation between the solution chemistry to observed properties of CdTe thin films prepared by CBD method
CN105951055B (en) A kind of preparation method of two dimension tin alkene material
Motohisa et al. Characterization of nanowire light-emitting diodes grown by selective-area metal-organic vapor-phase epitaxy
Mahan The potential of higher manganese silicide as an optoelectronic thin film material
Ortega et al. Preparation of In X (X= P, As, Sb) thin films by electrochemical methods
CN105161551A (en) Surface passivation method capable of reducing dark current of InAs/GaSb superlattice long-wave infrared detector
Sarkar et al. Performance improvement of ohmic contacts on Al-rich n-AlGaN grown on single crystal AlN substrate using reactive ion etching surface treatment
Yılmaz et al. Fabrication and structural, electrical characterization of i-ZnO/n-ZnO nanorod homojunctions
Gao et al. Recent advances in Sb-based III–V nanowires
Huang et al. Single-crystalline germanium thin films by electrodeposition and solid-phase epitaxy
CN100388519C (en) Method for preparing high quality light-emitting semiconductor thin film on silicon substrate
CN102569364B (en) Substrate structure with high mobility and preparation method thereof
Zhang et al. Growth and applications of two-dimensional single crystals
CN101872723B (en) Germanium tunnelling diode and preparation method thereof
CN103177971A (en) NMOS (N-channel metal oxide semiconductor) device, with GaAs material growing in silicon grooves, based on ART (aspect radio trapping ) structure
Šilhavík et al. Comparative study of catalyst-induced doping and metal incorporation in silicon nanowires
CN203055920U (en) Germanium tunnelling diode

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: 207-2, room 214028, Wuxi national integrated circuit design Park (building source building), 21-1 Changjiang Road, New District, Jiangsu, Wuxi

Applicant after: WUXI HEROCHIP MICROELECTRONICS CO.,LTD.

Address before: 214072 Jiangsu province Wuxi City Road West garden are DiCui Vista room 622-702

Applicant before: Herochip Microelectronics Co.,Ltd.

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: WUXI HANYONG MICROELECTRONICS CO., LTD. TO: WUXI HANYONG MICROELECTRONICS CO., LTD.

C14 Grant of patent or utility model
GR01 Patent grant
CP03 Change of name, title or address

Address after: 214000 Jiangsu province Wuxi City Linghu New District Road No. 200 Wu Chinese Sensor Network International Innovation Park No. G1-608

Patentee after: WUXI HEYOO TECHNOLOGY CO.,LTD.

Address before: 207-2, room 214028, Wuxi national integrated circuit design Park (building source building), 21-1 Changjiang Road, New District, Jiangsu, Wuxi

Patentee before: WUXI HEROCHIP MICROELECTRONICS CO.,LTD.

CP03 Change of name, title or address
TR01 Transfer of patent right

Effective date of registration: 20180124

Address after: 214000 block No. 1, block A, block No. 34, block 34 of the Changjiang Road, new Wu District, Jiangsu Province, 400-2

Patentee after: Wuxi Si Rong Microelectronics Co.,Ltd.

Address before: 214000 Jiangsu province Wuxi City Linghu New District Road No. 200 Wu Chinese Sensor Network International Innovation Park No. G1-608

Patentee before: WUXI HEYOO TECHNOLOGY CO.,LTD.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200108

Address after: 100000 3 / F, building 14, Cuiwei Zhongli, Haidian District, Beijing a1084

Patentee after: Beijing xincontinental Technology Co.,Ltd.

Address before: 214000 block No. 1, block A, block No. 34, block 34 of the Changjiang Road, new Wu District, Jiangsu Province, 400-2

Patentee before: Wuxi Si Rong Microelectronics Co.,Ltd.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141008