CN101854258B - Implementation method and device for eliminating communication chip failures - Google Patents

Implementation method and device for eliminating communication chip failures Download PDF

Info

Publication number
CN101854258B
CN101854258B CN201010192620.1A CN201010192620A CN101854258B CN 101854258 B CN101854258 B CN 101854258B CN 201010192620 A CN201010192620 A CN 201010192620A CN 101854258 B CN101854258 B CN 101854258B
Authority
CN
China
Prior art keywords
state
communication chip
chip
data
preset time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010192620.1A
Other languages
Chinese (zh)
Other versions
CN101854258A (en
Inventor
王常力
史洪源
万雪飞
韩宝林
张云禧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Hollysys Automation Co Ltd
Original Assignee
Hangzhou Hollysys Automation Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Hollysys Automation Co Ltd filed Critical Hangzhou Hollysys Automation Co Ltd
Priority to CN201010192620.1A priority Critical patent/CN101854258B/en
Publication of CN101854258A publication Critical patent/CN101854258A/en
Priority to PCT/CN2011/072359 priority patent/WO2011150717A1/en
Application granted granted Critical
Publication of CN101854258B publication Critical patent/CN101854258B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/06Management of faults, events, alarms or notifications
    • H04L41/0654Management of faults, events, alarms or notifications using network fault recovery
    • H04L41/0659Management of faults, events, alarms or notifications using network fault recovery by isolating or reconfiguring faulty entities
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L41/00Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
    • H04L41/06Management of faults, events, alarms or notifications
    • H04L41/0681Configuration of triggering conditions

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Small-Scale Networks (AREA)

Abstract

The invention discloses an implementation method and device for eliminating PROFIBUS-DP protocol communication chip failures. The method comprises the following steps: acquiring the working state of a communication chip; when the working state is data transmitting state, judging whether the hold time of the data transmitting state exceeds the preset time threshold, and if so, determining that the communication chip goes wrong; and setting the current data transmitting state of a bus transceiver connected with the communication chip as data transmitting state. When the communication chip goes wrong and occupies the communication bus, the invention can quickly cut off the occupation of the failure chip in the communication bus.

Description

Communication chip failures is eliminated implementation method and device
Technical field
The present invention relates to the industrial automation technical field, more particularly, relate to a kind of PROFIBUS-DP agreement communication chip failures and eliminate implementation method and device.
Background technology
Fieldbus is that it has realized the in-site measurement control instrument of Microcomputer or the bidirectional linked list multinode digital communication between the equipment for the production of the lowermost layer communication network at the scene of making.PROFIBUS-DP is the bottom control network, aims at automatic control system and device level and disperses communication design between the I/O, is widely used in the high speed data transfer of dcs (Distributed Control System, DCS).Central controller communicates with the field apparatus (such as I/O, driver etc.) that disperses by the high speed serialization line.
In the prior art, PROFIBUS-DP adopts the RS485 transmission technology, the communication module that respectively forms by PROFIBUS-DP agreement Communication specific IC SPC3, CPLD (complicated Programmadle logic device) and RS485 bus from control station in the DCS system and the data stream transmitting function of the parsing of main control station communications protocol and physical layer, concrete modular circuit as shown in Figure 1.
When being in the transmission data mode from control station, the data that the SPC3 chip will transmit single-chip microcomputer are converted to the message of PROFIBUS-DP agreement regulation, regulation according to the PROFIBUS-DP agreement is converted to corresponding serial BIT (bit) stream, by the TXD pin on the SPC3 chip data are sent, by CPLD one circuit-switched data signal is divided into two paths of signals, offers two-way RS485 bus and carry out respectively transfer of data.RS485 is responsible for converting the BIT code to differential level, to satisfy the requirement of bus transfer.
When being in the receive data state from control station, the SPC3 chip is in accepting state, receives the data that send on the bus.RS485 interface transceiver module is responsible for the differential signal on the bus is converted to level signal, and by the A/B selection logic of CPLD, the SPC3 selective reception is the signal of one tunnel bus transmission wherein, and the BIT stream to receiving, resolve, be combined into message, offer single-chip microcomputer.
But, find by inventor's research, still exist following shortcoming in the prior art:
When certain communication module from control station breaks down, the RS485 bus interface circuit is in the transmission state always, then cause this communication module from control station to occupy bus always, when on the bus other from the communication module of control station when sending data, with the data corruption that causes on the data/address bus, other of system be from the normal transceiving data of the communication module of control station, thereby cause whole system to work.
Summary of the invention
In view of this, the embodiment of the invention provides a kind of communication chip failures to eliminate implementation method and device, when communication chip breaks down when taking communication bus, and can fast shut-off failure chip taking communication bus.
The embodiment of the invention provides a kind of PROFIBUS-DP agreement communication chip failures to eliminate implementation method, and described method comprises:
Obtain the operating state of communication chip;
When described operating state is data transmission state, judge that described data send holding time of state and whether surpass the preset time threshold value, if so, determine that then described communication chip breaks down;
The current data transmission state of bus transceiver that connects described communication chip is set to data receiving state.
Preferably, describedly judge that described data send holding time of state and whether surpass the preset time threshold value, comprising:
Obtain the level signal of the transmission FPDP output of described communication chip;
Whether judgement has level to change in the level signal of each byte of described transmission FPDP output in the first preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Preferably, describedly judge that described data send holding time of state and whether surpass the preset time threshold value, comprising:
Obtain the level signal of the port output of sign chip operation state on the described communication chip;
Whether judgement has level to change in the level signal of the port of described identification chip operating state output in the second preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Preferably, the described current data transmission state of bus transceiver that the connects described communication chip implementation that is set to data receiving state is:
Be low level by the transmitting-receiving control port that described bus transceiver is set, described transceiver is set to data receiving state.
A kind of PROFIBUS-DP agreement communication chip failures is eliminated implement device, and described device comprises:
The communication chip state acquisition module is for the operating state of obtaining communication chip;
The fault judge module is used for when described operating state is data transmission state, judges that described data send holding time of state and whether surpass the preset time threshold value, if so, determines that then described communication chip breaks down;
The Failure elimination module is set to data receiving state for the current data transmission state of bus transceiver that connects described communication chip.
Preferably, described fault judge module comprises:
The first port signal obtains submodule, for the level signal of the transmission FPDP output of obtaining described communication chip;
First judges submodule, and whether be used for judging has level to change in the level signal of each byte of described transmission FPDP output in the first preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Preferably, described fault judge module comprises:
The second port signal obtains submodule, is used for obtaining the level signal of the port output of sign chip operation state on the described communication chip;
Second judges submodule, and whether be used for judging has level to change in the level signal of the port of described identification chip operating state output in the second preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Preferably, described Failure elimination module is low level by the transmitting-receiving control port that described bus transceiver is set, and described transceiver is set to data receiving state.
Compare with prior art, in the technical scheme provided by the invention, operating state to communication chip is monitored, when definite current operating state of communication chip is data transmission state, then the time of current data transmission state continuance is monitored, when the duration surpasses the preset time threshold value, determine that then this communication chip breaks down, the current data transmission state that connects the bus transceiver of described communication chip by change is data receiving state, thereby avoid failure chip to take for a long time data/address bus, and cause when other communication modules on the data/address bus send data, causing the appearance of the situation of data corruption on the data/address bus.
Description of drawings
In order to be illustrated more clearly in the technical scheme of the embodiment of the invention, the below will do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art, apparently, accompanying drawing in the following describes only is some embodiments of the present invention, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is from the modular circuit schematic diagram of control station in the prior art;
A kind of PROFIBUS-DP agreement communication chip failures that Fig. 2 provides for the embodiment of the invention is eliminated implementation method steps flow chart schematic diagram;
The modular circuit schematic diagram from control station that Fig. 3 provides for the embodiment of the invention;
Fig. 4 is the pin schematic diagram of the packaged chip of fault decision logic among Fig. 3;
A kind of PROFIBUS-DP agreement communication chip failures that Fig. 5 provides for the embodiment of the invention is eliminated the structural representation of implement device.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the invention, the technical scheme in the embodiment of the invention is clearly and completely described, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills belong to the scope of protection of the invention not making the every other embodiment that obtains under the creative work prerequisite.
The below at first eliminates implementation method to PROFIBUS-DP agreement communication chip failures provided by the invention and describes, and with reference to shown in Figure 2, described method comprises:
Step 201, obtain the operating state of communication chip;
Step 202, when described operating state is data when sending state, judge that described data send holding time of state and whether surpass the preset time threshold value, if so, determine that then described communication chip breaks down;
Step 203, the current data transmission state of bus transceiver that connects described communication chip are set to data receiving state.
In the embodiment of the invention, monitor by the operating state to communication chip, when definite current operating state of communication chip is data transmission state, then the time of current data transmission state continuance is monitored, when the duration surpasses the preset time threshold value, determine that then this communication chip breaks down, at this moment, communication chip takies data/address bus for a long time, when other communication modules on the data/address bus send data, will cause data generation confusion on the data/address bus.When communication chip broke down, the current state that connects the bus transceiver of described communication chip was that data send state.Appearance for fear of said circumstances, state by the change bus transceiver is data receiving state, so that failure chip discharges the taking of data bus, thereby guarantee that other communication modules on the data/address bus can normal communication, improve the stability of whole system.
In a preferred embodiment of the invention, judge that the specific implementation that whether surpasses the preset time threshold value of holding time that described data send state can have following two kinds:
In the first implementation, the level signal of the transmission FPDP output by obtaining described communication chip; Whether judgement has level to change in the level signal of each byte of described transmission FPDP output in the first preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
In the second implementation, by obtaining the level signal of the port output of sign chip operation state on the described communication chip; Whether judgement has level to change in the level signal of the port of described identification chip operating state output in the second preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Need to prove, above-mentioned two kinds of implementations can be used separately, also can use simultaneously, namely monitor simultaneously the level signal of the port of the transmission FPDP of communication chip and identification chip operating state so that judge for the fault of communication chip more accurate.
Wherein, for the port that sends FPDP and identification chip operating state, according to the PROFIBUS-DP agreement, the duration threshold value of predefined port working state is not necessarily identical, therefore, distinguish with the first preset time and the second preset time respectively for the duration threshold value of the operating state of two ports.
When definite communication chip breaks down, when communication chip takies data/address bus for a long time, in a preferred embodiment of the invention, be low level by the transmitting-receiving control port that described bus transceiver is set, described transceiver is set to data receiving state.When transceiver is set to accepting state, can be so that failure chip discharge the taking of data bus, thus guarantee that other communication modules on the data/address bus can normal communication, improve the stability of whole system.
Below by an instantiation to the explanation that makes an explanation of the technical scheme of the embodiment of the invention.
The SPC3 chip is PROFIBUS-DP agreement Communication specific IC, usually is arranged at from control station.Be not connected the communication connection with main control station before, the RTS pin of the SPC3 chip from control station is maintained the low level signal output state all the time from control station; And when be connected the communication connection with main control station from control station after, the outputs level signals state of the RTS pin of the SPC3 chip from control station is then determined by the communication state from control station and main control station.For the SPC3 chip, can judge the operating state of this chip by the level signal of RTS pin output: when the SPC3 chip was in the transmission state, the RTS pin outputs level signals on this chip was high level signal; At this moment, RS485 interface transceiver module is in the transmission state, sends data by it on bus.When SPC3 was in accepting state, the RTS pin outputs level signals on this chip was low level signal; RS485 interface transceiver module is in accepting state, receives the data that issued by main control station on the bus by it.
In addition, TXD pin on the SPC3 chip is to send data terminal, stipulate according to the PROFIBUS-DP agreement, if chip functions is normal, when sending state, the TXD pin exists level to change in setting time, this be because: the PROFIBUS-DP agreement adopts NRZ (NRZ) coded system, in lasting period in place, binary signal 0 or 1 does not change.For a character, on the PROFIBUS data/address bus, usually utilize 11 BIT to represent, in the transmission course, the presentation format of character is as follows:
Table 1
Figure GSA00000133911200061
As seen, in these 11 BIT, exist at least a level signal by 0 to 1 saltus step.
Thus, can by the port of the transmission FPDP on the PROFIBUS-DP agreement communication chip or identification chip operating state be monitored, by the level signal of corresponding port output, judge and determine whether communication chip breaks down.
As shown in Figure 3, in the embodiment of the invention from control station communication module circuit connection diagram.In Fig. 3, the fault decision logic is used for the operating state of monitoring SPC3 chip, thereby judges whether the SPC3 chip breaks down.The input of fault decision logic connects respectively the transmission FPDP TXD of SPC3 chip and the port RTS of identification chip operating state, the output of fault decision logic connects respectively the transmitting-receiving control end (RE, DE) of two-way RS485 transceiver, the fault decision logic is by the control to RE, DE end level signal, thereby realization is to the control of RS485 transceiver operating state.When the SPC3 chip breaks down, need to be set to accepting state by the RS485 transceiver, state by change RS485 transceiver is data receiving state, so that fault SPC3 chip discharges taking the RS485 data/address bus, thereby guarantee that other communication modules on the RS485 data/address bus can normal communication, improve the stability of whole system.When state that need to the RS485 transceiver is set to data receiving state, usually will receives and dispatches control end (RE, DE) and be set to low level.
As shown in Figure 3, need to prove, in the embodiment of the invention, utilize single-chip microcomputer to obtain communication baud rate from the SPC3 chip, offer the fault decision logic, the fault decision logic is set the parameter of bag data transmission timer and byte data transmission timer according to different baud rates.Bag data transmission timer is used for arranging the duration threshold value that sends FPDP (TXD) operating state; The byte data transmission timer is for the duration threshold value of port (RTS) operating state that the identification chip operating state is set.
Shown in Fig. 4 is the pin schematic diagram of realizing the packaged chip of fault decision logic among Fig. 3.Behind the power-up initializing, single-chip microcomputer obtains communication baud rate from SPC3, according to different baud rates, single-chip microcomputer passes through RDBAUD_CS with baud rate information in the mode of parameter, RDDATALEN_CS, DB[07..00] pin is written in the fault decision logic, the fault decision logic is according to the baud rate parameter configuration, set bag data transmission timer, the parameter of byte data transmission timer, afterwards, the fault decision logic begins to detect the level signal of TXD pin and the RTS pin of SPC3 chip, if note abnormalities, that is: there is any one generation overtime in two timers, then the data on the fault decision logic are sent Enable Pin T_EN pin and be set to 0, thereby the shutoff transmit button, the RS485 transceiver that the T_EN pin is connected is set to accepting state.Here, data send Enable Pin T_EN control by the control signal of the control RS485 transceiver operating state of communication chip SPC3 output, if the T_EN pin is output as high level (putting 1), then can to control normally and receive the RS485 transceiver be that data send state to the control signal of the control RS485 transceiver of SPC3 chip output; If T_EN pin output low level (setting to 0), then the RS485 transceiver is forced to be set to data receiving state, no longer accepts the control of the control signal of SPC3 chip output.
Need to prove, when the outputs level signals of the TXD pin of SPC3 chip and RTS pin is all monitored, then behind the SPC3 chip power, the fault decision logic carries out the configuration of baud rate parameter according to different baud rates, and startup byte data transmission timer, whether the transmission data that detect the SPC3 chip exist the saltus step of level in the time span of each byte (serial ports is 11bit), if not, think that then there is fault in SPC3 chip serial ports output pin, then cut off data and send Enable Pin T_EN, thereby guarantee when the SPC3 chip sends fault, can be set to accepting state by the RS485 transceiver.
When above-mentioned observation process carried out, the fault decision logic judged whether reseting pin RST_L produces the reset level signal, if produce the reset level signal, then re-started the initialization of register in the fault decision logic; If do not produce the reset level signal, then bag data transmission timer is configured, start bag data transmission timer, the bag data of after correct transmission data, reloading transmission timer, after if the transmission data are finished, data send Enable Pin T_EN and still do not reset, then wrap the data transmission timer and cut off data transmission Enable Pin T_EN, send when beginning until be polled to these slave station data next time, again start bag data transmission timer function, thereby guarantee when the SPC3 chip sends fault, can be set to accepting state by the RS485 transceiver.
As seen, in above-described embodiment, monitor by the operating state to communication chip, when definite current operating state of communication chip is data transmission state, then the time of current data transmission state continuance is monitored, when the duration surpasses the preset time threshold value, determine that then this communication chip breaks down, at this moment, communication chip takies data/address bus for a long time, when other communication modules on the data/address bus send data, will cause data generation confusion on the data/address bus.When communication chip broke down, the current state that connects the bus transceiver of described communication chip was that data send state.Appearance for fear of said circumstances, state by the change bus transceiver is data receiving state, so that failure chip discharges the taking of data bus, thereby guarantee that other communication modules on the data/address bus can normal communication, improve the stability of whole system.
Above-described embodiment is only take the SPC3 chip as example, certainly, if other the chip that can realize the PROFIBUS-DP agreement is arranged, because chip need to be followed the PROFIBUS-DP agreement, namely utilizes 11 BIT to represent for a character in the PROFIBUS bus, form is similar with the method for expressing of character in the SPC3 chip, therefore, also can adopt embodiment of the invention technical scheme, to this, the present invention no longer gives unnecessary details.
Corresponding above-mentioned PROFIBUS-DP agreement communication chip failures is eliminated implementation method, the embodiment of the invention also provides a kind of PROFIBUS-DP agreement communication chip failures to eliminate implement device, as shown in Figure 5, be the structural representation of this device, this device specifically can comprise:
Communication chip state acquisition module 501 is for the operating state of obtaining communication chip;
Fault judge module 502 is used for when described operating state is data transmission state, judges that described data send holding time of state and whether surpass the preset time threshold value, if so, determines that then described communication chip breaks down;
Failure elimination module 503 is set to data receiving state for the current data transmission state of bus transceiver that connects described communication chip.
In a preferred embodiment of the invention, described fault judge module comprises:
The first port signal obtains submodule, for the level signal of the transmission FPDP output of obtaining described communication chip;
First judges submodule, and whether be used for judging has level to change in the level signal of each byte of described transmission FPDP output in the first preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
In another preferred embodiment of the present invention, described fault judge module comprises:
The second port signal obtains submodule, is used for obtaining the level signal of the port output of sign chip operation state on the described communication chip;
Second judges submodule, and whether be used for judging has level to change in the level signal of the port of described identification chip operating state output in the second preset time, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
Wherein, described Failure elimination module is low level by the transmitting-receiving control port that described bus transceiver is set, and described transceiver is set to data receiving state.
Monitor by the operating state to communication chip, when definite current operating state of communication chip is data transmission state, then the time of current data transmission state continuance is monitored, when the duration surpasses the preset time threshold value, determine that then this communication chip breaks down, at this moment, communication chip takies data/address bus for a long time, when other communication modules on the data/address bus send data, will cause data generation confusion on the data/address bus.When communication chip broke down, the current state that connects the bus transceiver of described communication chip was that data send state.Appearance for fear of said circumstances, state by the change bus transceiver is data receiving state, so that failure chip discharges the taking of data bus, thereby guarantee that other communication modules on the data/address bus can normal communication, improve the stability of whole system.
For device embodiment, because it is substantially corresponding to embodiment of the method, so describe fairly simplely, relevant part gets final product referring to the part explanation of embodiment of the method.Device embodiment described above only is schematic, wherein said unit as the separating component explanation can or can not be physically to separate also, the parts that show as the unit can be or can not be physical locations also, namely can be positioned at a place, perhaps also can be distributed on a plurality of network element.Can select according to the actual needs wherein some or all of module to realize the purpose of present embodiment scheme.Those of ordinary skills namely can understand and implement in the situation of not paying creative work.
One of ordinary skill in the art will appreciate that all or part of flow process that realizes in above-described embodiment method, to come the relevant hardware of instruction to finish by computer program, described program can be stored in the computer read/write memory medium, this program can comprise the flow process such as the embodiment of above-mentioned each side method when carrying out.Wherein, described storage medium can be magnetic disc, CD, read-only store-memory body (Read-OnlyMemory, ROM) or store-memory body (Random Access Memory, RAM) etc. at random.
To the above-mentioned explanation of the disclosed embodiments, make this area professional and technical personnel can realize or use the present invention.Multiple modification to these embodiment will be apparent concerning those skilled in the art, and General Principle as defined herein can in the situation of the spirit or scope that do not break away from the embodiment of the invention, realize in other embodiments.Therefore, the embodiment of the invention will can not be restricted to these embodiment shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.

Claims (4)

1. a PROFIBUS-DP agreement communication chip failures is eliminated implementation method, it is characterized in that described method comprises:
Obtain the operating state of communication chip;
When described operating state is data transmission state, obtains the level signal of the transmission FPDP output of described communication chip and judge also in the first preset time, whether the level signal of each byte of described transmission FPDP output has the level variation; Or
When described operating state is data transmission state, obtain the level signal of the port output of sign chip operation state on the described communication chip, and judge in the second preset time whether the level signal of each byte of the port of described identification chip operating state output has level to change;
If not, determine that then described communication chip breaks down;
The current data transmission state of bus transceiver that connects described communication chip is set to data receiving state.
2. PROFIBUS-DP agreement communication chip failures according to claim 1 is eliminated implementation method, it is characterized in that the implementation that the described current data transmission state of bus transceiver that connects described communication chip is set to data receiving state is:
Be low level by the transmitting-receiving control port that described bus transceiver is set, described bus transceiver is set to data receiving state.
3. a PROFIBUS-DP agreement communication chip failures is eliminated implement device, it is characterized in that described device comprises:
The communication chip state acquisition module is for the operating state of obtaining communication chip; The fault judge module is used for when described operating state is data transmission state, judges that described data send holding time of state and whether surpass the preset time threshold value, if so, determines that then described communication chip breaks down; And the Failure elimination module, be set to data receiving state for the current data transmission state of bus transceiver that connects described communication chip;
Described fault judge module comprises:
The first port signal obtains submodule, for the level signal of the transmission FPDP output of obtaining described communication chip; And first judge submodule, be used for judging in the first preset time, whether there is level to change in the level signal of each byte of described transmission FPDP output, if not, determines that then described data send holding time of state and surpass described preset time threshold value; Or
The second port signal obtains submodule, is used for obtaining the level signal of the port output of sign chip operation state on the described communication chip; And second judge submodule, be used for judging in the second preset time, whether there is level to change in the level signal of the port output of described identification chip operating state, if not, determines that then described data send holding time of state and surpass described preset time threshold value.
4. PROFIBUS-DP agreement communication chip failures according to claim 3 is eliminated implement device, it is characterized in that, described Failure elimination module is low level by the transmitting-receiving control port that described bus transceiver is set, and described bus transceiver is set to data receiving state.
CN201010192620.1A 2010-06-01 2010-06-01 Implementation method and device for eliminating communication chip failures Active CN101854258B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201010192620.1A CN101854258B (en) 2010-06-01 2010-06-01 Implementation method and device for eliminating communication chip failures
PCT/CN2011/072359 WO2011150717A1 (en) 2010-06-01 2011-03-31 Implementation method and device for eliminating a communication chip fault

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010192620.1A CN101854258B (en) 2010-06-01 2010-06-01 Implementation method and device for eliminating communication chip failures

Publications (2)

Publication Number Publication Date
CN101854258A CN101854258A (en) 2010-10-06
CN101854258B true CN101854258B (en) 2013-01-23

Family

ID=42805538

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010192620.1A Active CN101854258B (en) 2010-06-01 2010-06-01 Implementation method and device for eliminating communication chip failures

Country Status (2)

Country Link
CN (1) CN101854258B (en)
WO (1) WO2011150717A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101854258B (en) * 2010-06-01 2013-01-23 杭州和利时自动化有限公司 Implementation method and device for eliminating communication chip failures
CN106844125B (en) * 2015-12-03 2019-05-31 昆达电脑科技(昆山)有限公司 The automatic recording device and method of commissioning stage debugging information to be measured
TW202022620A (en) * 2018-12-05 2020-06-16 新唐科技股份有限公司 Processing device and method for changing functions of pins
CN110119111B (en) * 2019-02-26 2021-04-16 北京龙鼎源科技股份有限公司 Communication method and device, storage medium, and electronic device
CN110825062B (en) * 2019-11-29 2021-04-09 北京首钢冷轧薄板有限公司 Emergency processing system and method for strip steel cleaning section signals
CN111557652A (en) * 2020-03-23 2020-08-21 广东艾诗凯奇智能科技有限公司 Human health data transmission method and related equipment and storage device thereof
CN112615761B (en) * 2020-12-18 2022-05-31 杭州和利时自动化有限公司 Bus monitoring system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2537177Y (en) * 2002-02-06 2003-02-19 华为技术有限公司 Circuit against serial port failure
CN2588681Y (en) * 2002-05-30 2003-11-26 清华同方股份有限公司 Bus compling circuit
CN2705956Y (en) * 2004-06-07 2005-06-22 上海电器科学研究所(集团)有限公司 Executor sensor gateway
KR101322434B1 (en) * 2005-07-11 2013-10-28 브룩스 오토메이션 인코퍼레이티드 Intelligent condition-monitoring and fault diagnostic system
CN201000569Y (en) * 2007-01-15 2008-01-02 大连光洋科技工程有限公司 Special chip for realizing bus controller function in ring bus numerical control system
CN101635652B (en) * 2009-09-07 2012-11-28 杭州华三通信技术有限公司 Method and equipment for recovering fault of multi-core system
CN101854258B (en) * 2010-06-01 2013-01-23 杭州和利时自动化有限公司 Implementation method and device for eliminating communication chip failures

Also Published As

Publication number Publication date
CN101854258A (en) 2010-10-06
WO2011150717A1 (en) 2011-12-08

Similar Documents

Publication Publication Date Title
CN101854258B (en) Implementation method and device for eliminating communication chip failures
CN100557582C (en) During message sink, stop system, the method and apparatus that sends
CN102647320B (en) Integrated circuit suitable for high-speed 1553 bus protocol control
JP3297249B2 (en) Control method for distributed remote I / O control system
CN102257849B (en) Method, system and apparatus for dynamically adjusting link
CN102857397B (en) The how main asynchronous duplex differential bus of one and the means of communication
CN102387074B (en) Line processing unit (LPU) card in-place detecting and resetting method and main processing unit (MPU) card and LPU card
CN100383544C (en) Method and apparatus for real-time monitoring level signal
CN110266569B (en) IO-LINK port expansion device and method
CN103248526A (en) Communication equipment and method for achieving out-of-band monitoring and management, and master-slave switching method
CN101625670A (en) Serial bus device, serial bus transmission system and method
CN102866683B (en) Signal conversion device and automatic testing system
CN106603359B (en) The communicating control method and device of PLC system
CN104871510A (en) Apparatus and method for encoding mdio into sgmii transmissions
CN101149722A (en) Method for executing CPU access to XFP optical module
JPH09198119A (en) Operating board and remote input and output communication control system
CN101082896A (en) Control method and device between master-salve module
CN201259629Y (en) Configurable I/O module for multiple bus interface
CN112669590A (en) Serial plug-and-play intelligent sensing communication system and automatic addressing method thereof
CN100385255C (en) Double collecting machine system and it double collecting method for double machine hot back-up
CN111654424A (en) Method and system for converting multipath parallel CAN into Ethernet
CN103941625A (en) Can bus data transmission monitoring system
CN110995533A (en) Ethernet streaming test system
EP2194675A1 (en) Multi-protocol field device
CN203858629U (en) Protocol converter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant