CN101834600B - 多相时钟相位均匀性自修正***及方法 - Google Patents
多相时钟相位均匀性自修正***及方法 Download PDFInfo
- Publication number
- CN101834600B CN101834600B CN2010101538348A CN201010153834A CN101834600B CN 101834600 B CN101834600 B CN 101834600B CN 2010101538348 A CN2010101538348 A CN 2010101538348A CN 201010153834 A CN201010153834 A CN 201010153834A CN 101834600 B CN101834600 B CN 101834600B
- Authority
- CN
- China
- Prior art keywords
- phase
- module
- clock
- error code
- parallel data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 238000005070 sampling Methods 0.000 claims abstract description 27
- 238000001514 detection method Methods 0.000 claims abstract description 6
- 230000005540 biological transmission Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/043—Pseudo-noise [PN] codes variable during transmission
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
Description
Claims (9)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010101538348A CN101834600B (zh) | 2010-04-21 | 2010-04-21 | 多相时钟相位均匀性自修正***及方法 |
US13/091,027 US20110261915A1 (en) | 2010-04-21 | 2011-04-20 | System and method for self-correcting the multiphase clock |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010101538348A CN101834600B (zh) | 2010-04-21 | 2010-04-21 | 多相时钟相位均匀性自修正***及方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101834600A CN101834600A (zh) | 2010-09-15 |
CN101834600B true CN101834600B (zh) | 2012-04-04 |
Family
ID=42718555
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2010101538348A Expired - Fee Related CN101834600B (zh) | 2010-04-21 | 2010-04-21 | 多相时钟相位均匀性自修正***及方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20110261915A1 (zh) |
CN (1) | CN101834600B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2658162A1 (en) * | 2010-12-21 | 2013-10-30 | Fujitsu Limited | Data reception circuit, information processing device, data reception program and data reception method |
US9467278B2 (en) * | 2011-04-29 | 2016-10-11 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Methods and apparatus for trimming of CDR clock buffer using phase shift of transmit data |
US9124413B2 (en) * | 2011-10-26 | 2015-09-01 | Qualcomm Incorporated | Clock and data recovery for NFC transceivers |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6226768B1 (en) * | 1997-11-12 | 2001-05-01 | Fujitsu Limited | Coded frame synchronizing method and circuit |
CN1705301A (zh) * | 2004-06-01 | 2005-12-07 | 北京大学 | Ofdm***的信道均衡方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6307411B1 (en) * | 2000-10-13 | 2001-10-23 | Brookhaven Science Associates | Wide tracking range, auto ranging, low jitter phase lock loop for swept and fixed frequency systems |
US6970528B2 (en) * | 2000-10-17 | 2005-11-29 | Texas Instruments Incorporated | Method and apparatus to measure jitter |
US6999544B2 (en) * | 2001-02-02 | 2006-02-14 | International Business Machines Corporation | Apparatus and method for oversampling with evenly spaced samples |
US7191371B2 (en) * | 2002-04-09 | 2007-03-13 | Internatioanl Business Machines Corporation | System and method for sequential testing of high speed serial link core |
US7058557B2 (en) * | 2002-11-08 | 2006-06-06 | Faraday Technology Corp. | Method for functional verification of hardware design |
JP2004260270A (ja) * | 2003-02-24 | 2004-09-16 | Yokogawa Electric Corp | 符号誤り率測定装置 |
JP3990319B2 (ja) * | 2003-06-09 | 2007-10-10 | 株式会社アドバンテスト | 伝送システム、受信装置、試験装置、及びテストヘッド |
US20050108600A1 (en) * | 2003-11-19 | 2005-05-19 | Infineon Technologies Ag | Process and device for testing a serializer circuit arrangement and process and device for testing a deserializer circuit arrangement |
WO2005101773A1 (ja) * | 2004-04-16 | 2005-10-27 | Thine Electronics, Inc. | 送信回路、受信回路及びクロック抽出回路並びにデータ伝送方法及びデータ伝送システム |
US7209848B2 (en) * | 2004-10-25 | 2007-04-24 | Broadcom Corporation | Pulse stretching architecture for phase alignment for high speed data acquisition |
KR20070086147A (ko) * | 2004-11-15 | 2007-08-27 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 가변 지연 장치, 사전결정된 지연을 생성하는 방법 및 온칩지터 주입을 위한 시스템 |
CN101459451B (zh) * | 2007-12-14 | 2013-08-28 | 华为技术有限公司 | 数字发射机、数字接收机和中射频子***及信号处理方法 |
US20090290624A1 (en) * | 2008-05-23 | 2009-11-26 | Arm Limited | Programmable jitter generation circuit |
US8228972B2 (en) * | 2008-06-04 | 2012-07-24 | Stmicroelectronics, Inc. | SERDES with jitter-based built-in self test (BIST) for adapting FIR filter coefficients |
-
2010
- 2010-04-21 CN CN2010101538348A patent/CN101834600B/zh not_active Expired - Fee Related
-
2011
- 2011-04-20 US US13/091,027 patent/US20110261915A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6226768B1 (en) * | 1997-11-12 | 2001-05-01 | Fujitsu Limited | Coded frame synchronizing method and circuit |
CN1705301A (zh) * | 2004-06-01 | 2005-12-07 | 北京大学 | Ofdm***的信道均衡方法 |
Non-Patent Citations (2)
Title |
---|
JP特开2004-260270A 2004.09.16 |
刘东等.四相绝对相移键控解调中的频差校正.《厦门大学学报(自然科学版)》.2007,第46卷(第5期),全文. * |
Also Published As
Publication number | Publication date |
---|---|
CN101834600A (zh) | 2010-09-15 |
US20110261915A1 (en) | 2011-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8842794B2 (en) | Semiconductor device, a parallel interface system and methods thereof | |
US11709525B2 (en) | Drift detection in timing signal forwarded from memory controller to memory device | |
US8194652B2 (en) | Serializer for generating serial clock based on independent clock source and method for serial data transmission | |
JP5174493B2 (ja) | 半導体集積回路装置及びアイ開口マージン評価方法 | |
CN109586692B (zh) | 一种应用于ad源同步数据接收的fpga动态相位调整方法 | |
JPH08507668A (ja) | 直列データ・バス用スキュー除去装置 | |
CN102123060B (zh) | 一种基于fpga的误码测试方法 | |
WO2011088369A2 (en) | Clock and data recovery for burst-mode serial signals | |
CN101834600B (zh) | 多相时钟相位均匀性自修正***及方法 | |
US20120072759A1 (en) | Timing Error Correction System and Method | |
CN101729237B (zh) | 串行信号接收装置、串行发送***、和串行发送方法 | |
CN105683932A (zh) | 双向通信方法以及使用该双向通信方法的双向通信设备 | |
EP3117527B1 (en) | Method for using error correction codes with n factorial or cci extension | |
CN108919707A (zh) | 一种64通道高精度数据采集*** | |
US7194057B2 (en) | System and method of oversampling high speed clock/data recovery | |
US10020035B2 (en) | Reception circuit | |
US8711018B2 (en) | Providing a feedback loop in a low latency serial interconnect architecture | |
CN113098518B (zh) | 一种带编解码的固定延时串行收发器及控制方法 | |
CN105450223B (zh) | 时钟数据回复装置 | |
US20070057710A1 (en) | Timing adjustment circuit and method thereof | |
US8467489B2 (en) | Data clock recovery system and method employing delayed data clock phase shifting | |
CN103973299A (zh) | 数据及时钟恢复装置 | |
JP2007318227A (ja) | 信号品質最適化装置及び信号品質最適化システム | |
US20140176207A1 (en) | Semiconductor apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP02 | Change in the address of a patent holder |
Address after: 610041 Sichuan city of Chengdu province high tech Zone Kyrgyzstan Road 33 block A No. 9 Patentee after: IPGoal Microelectronics (Sichuan) Co., Ltd. Address before: 402 room 7, building 610041, incubator Park, hi tech Zone, Sichuan, Chengdu Patentee before: IPGoal Microelectronics (Sichuan) Co., Ltd. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20201202 Address after: Room 705, building 2, No. 515, No. 2 street, Baiyang street, Qiantang New District, Hangzhou City, Zhejiang Province Patentee after: Zhejiang zhexin Technology Development Co., Ltd Address before: 610041 Sichuan city of Chengdu province high tech Zone Kyrgyzstan Road 33 block A No. 9 Patentee before: IPGoal Microelectronics (Sichuan) Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210425 Address after: 835221 Electronic Information Industrial Park, Horgos Industrial Park, Yili Kazak Autonomous Prefecture, Xinjiang Uygur Autonomous Region (West of Beijing Road and north of Suzhou Road) Patentee after: Xinjiang xintuan Technology Group Co.,Ltd. Address before: Room 705, building 2, No. 515, No. 2 street, Baiyang street, Qiantang New District, Hangzhou City, Zhejiang Province Patentee before: Zhejiang zhexin Technology Development Co., Ltd |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120404 Termination date: 20210421 |
|
CF01 | Termination of patent right due to non-payment of annual fee |