CN101832831A - Piezoresistive sensor chip and manufacture method thereof - Google Patents

Piezoresistive sensor chip and manufacture method thereof Download PDF

Info

Publication number
CN101832831A
CN101832831A CN201010152895A CN201010152895A CN101832831A CN 101832831 A CN101832831 A CN 101832831A CN 201010152895 A CN201010152895 A CN 201010152895A CN 201010152895 A CN201010152895 A CN 201010152895A CN 101832831 A CN101832831 A CN 101832831A
Authority
CN
China
Prior art keywords
film
silicon
district
oxide layer
polysilicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201010152895A
Other languages
Chinese (zh)
Other versions
CN101832831B (en
Inventor
沈绍群
王树娟
周刚
陈会林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huaian nano sensor Co., Ltd.
Original Assignee
WUXI NANO MEMS Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WUXI NANO MEMS Inc filed Critical WUXI NANO MEMS Inc
Priority to CN201010152895.2A priority Critical patent/CN101832831B/en
Publication of CN101832831A publication Critical patent/CN101832831A/en
Application granted granted Critical
Publication of CN101832831B publication Critical patent/CN101832831B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a piezoresistive sensor chip which has convenient production, low cost and high yield and precision. The piezoresistive sensor chip comprises a pressure film layer, a substrate, a piezoresistor and a metal lead, wherein the piezoresistor and the metal lead are arranged on the upper surface of the pressure film layer; and the substrate is arranged on the lower surface of the pressure film layer. The piezoresistive sensor chip is characterized in that the substrate is specifically a silicon substrate; the pressure film layer comprises a bottom polycrystalline silicon film and an upper oxidation layer; and the lower surface of the bottom polycrystalline silicon film is arranged on the upper surface of the silicon substrate.

Description

A kind of piezoresistance sensor chip and preparation method thereof
Technical field
The present invention relates to art of pressure sensors, be specially a kind of piezoresistance sensor chip, the present invention also provides the method for making of making this piezoresistance sensor chip.
Background technology
MEMS(micromechanics electronics) pressure transducer is the earliest an one of product in the microelectromechanical systems, is divided into pressure resistance type, condenser type and piezoelectric type or the like according to principle of work.Piezoresistive pressure sensor is because of it has that highly sensitive, response speed is fast, good reliability, be easy to advantage such as integrated and obtained widespread use in fields such as space flight, medicine equipment and automotive electronics.
Existing body silicon pressure sensor chip, its substrate of glass need by bonding technology realize and the pressure sensitive film on upper strata between encapsulation, cause the production difficulty of this structure big, production cost is high, and easily produce waste product, yield rate is low; And because the thermal expansivity of silicon and glass does not match, all the pressure transducer more than surface micromachined is a lot of greatly to cause the pressure transducer sensitivity temperature coefficient of body micromachined and the temperature coefficient of zero output, and it uses, and real error is big, degree of accuracy is not high.
In addition, existing body silicon pressure sensor chip must carry out the anisotropic wet deep etch to the silicon chip back in manufacturing process, could satisfy the demand of lower range test behind the attenuate, waste areas a large amount of on the silicon chip like this, caused the waste of material, made the production cost height.
Summary of the invention
At the problems referred to above, the invention provides a kind of piezoresistance sensor chip, it is convenient for production, cost is low, and yield rate height, degree of accuracy height.
Its technical scheme is such:
It comprises pressure rete, substrate, force sensing resistance, metal lead wire, described force sensing resistance, metal lead wire are installed on the upper surface of described pressure rete, described substrate is loaded on the lower surface of described pressure rete, it is characterized in that: described substrate is specially substrate silicon, described pressure rete comprises the polysilicon film of bottom, the oxide layer on upper strata, and the polysilicon film lower surface of described bottom is loaded on the upper surface of described substrate silicon.
It is further characterized in that: vacuum chamber of its middle formation of upper surface sealing back of the lower surface of described polysilicon film and described substrate silicon;
The polysilicon film of described bottom has the corrosion hole of perforation, is full of in the described corrosion hole and the identical material of described upper strata oxide layer;
Described force sensing resistance is specially the force sensing resistance bar that the polycrystalline silicon membrane of coating described upper strata oxide layer forms through dry etching;
The pressure rete position of described vacuum chamber correspondence specifically is divided into film district, Liang Qu, and described beam district lateral arrangement is in the center on described vacuum chamber top, and described film district is symmetrically arranged in vertical both sides of described Liang Qu;
Described film district is lower than described Liang Qu, and the underlying polysilicon film in described film district exposes, described Liang Qu comprise polysilicon film, the upper strata of bottom oxide layer, coat the silicon nitride layer on the oxide layer of described upper strata;
Described force sensing resistance bar is symmetrically arranged in cross central line both sides, described beam district, and the upper strata of described force sensing resistance bar is coated with described silicon nitride layer, and described metal lead wire is communicated with described force sensing resistance bar by fairlead.
A kind of method for making of piezoresistance sensor chip is characterized in that:
In substrate silicon upper surface growth oxide layer, the oxide layer in photoetching and the big film of corrosion back of the body district is being carried on the back big film regioselectivity growth PSG (mixing the cryogenic oxidation silicon of phosphorus) as sacrifice layer, and is being anti-carved the oxide layer in the big film of non-back of the body district, at substrate silicon upper surface growing polycrystalline silicon film; Photoetching is also corroded the corrosion hole of polysilicon film, and releasing sacrificial layer is with the thick SiO of method deposit 2um of PECVD (plasma enhanced chemical vapor deposition) 2Stop up corrosion hole, and carry out densification; The deposit polysilicon membrane anti-carves resistance area in its front, and forms the polysilicon resistance bar behind the dry etching; Deposit Si 3N 4, photoetching Liang Qu, the oxide layer of losing the film district with the carving of beam district is to form beam-membrane structure; Lithography fair lead anti-carves the Al lead-in wire behind the steaming Al, finish metal lead wire after the alloying.
It is further characterized in that:
Its concrete steps are as follows:
A, substrate silicon is carried out standard cleaning, the back deionized water rinsing, and, then,, make the SiO of its single face formation 0.1um~1um with silicon slice placed thermal oxide in oxidation furnace of handling well with drier dehydration, oven dry 2Oxide layer;
Big film district is carried on the back in b, photoetching, the SiO in the big film of corrosion back of the body district 2Oxide layer continues use the TMAH(Tetramethylammonium hydroxide) corrosion carries on the back the silicon 1um~5um in big film district; After cleaning, use deionized water rinsing, enter the PSG (mixing the cryogenic oxidation silicon of phosphorus) that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry, as sacrifice layer, wherein the thickness of Sheng Chang PSG is identical with the thickness of the silicon in the big film of the back of the body that is corroded district;
C, anti-carve the back of the body big film district, corrode the oxide layer in the big film of non-back of the body district.After cleaning, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) polysilicon film of growth bottom in the stove, thickness 1~5um;
D, lithographic definition corrosion hole, the method for employing dry etching is removed the polysilicon in the corrosion hole, again with dry method or wet process releasing sacrificial layer PSG (mixing the cryogenic oxidation silicon of phosphorus); After cleaning, use deionized water rinsing, enter the SiO that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry 2Film 1~5um puts into oxidation furnace and carries out stopping up corrosion hole after the fine and close oxidation processes;
E, the silicon chip that will finish above-mentioned operation are put into the LPCVD(low-pressure chemical vapor deposition) stove preparing polysilicon film 0.1~1um, by boron diffusion or the injection of boron ion polysilicon membrane is mixed, for activator impurity spreads or injects the defective that causes with eliminating, and impurity is evenly distributed, with silicon slice placed annealing in process under 950 ℃~1200 ℃ nitrogen protections;
The shape of f, lithographic definition polysilicon force sensing resistance bar, the method that adopts dry etching stays the force sensing resistance bar of polysilicon in desired location, uses deionized water rinsing after cleaning; Entering the LPCVD(low-pressure chemical vapor deposition after the oven dry) Si grows in the stove 3N 4Film 0.1~1um;
G, photoetching Liang Qu remove silicon nitride layer, the oxide layer in film district successively, form beam-membrane structure;
H, lithography fair lead anti-carve the Al lead-in wire behind the steaming Al, finish metal lead wire after the alloying.
In the present invention, because described substrate is specially substrate silicon, itself and the thermal expansivity of pressure rete and the temperature coefficient of zero output are complementary, and guarantee the degree of accuracy height in the use; After using this method, it need not to carry out bonding technology, and it is convenient for production and production cost is low; In addition, this invention need not again the silicon chip back to be carried out the anisotropic wet deep etch and be need not attenuate, so the material of its needed silicon chip is little, and the utilization factor height of silicon chip, greatly reduce production cost.
Description of drawings
Fig. 1 is the structural representation of front view of the present invention;
Fig. 2 is the structural representation (force sensing resistance bar position is the silicon nitride on illustrated position, omission force sensing resistance bar upper strata) of the vertical view of Fig. 1;
Fig. 3 be manufacture craft process flow diagram of the present invention (wherein penultimate stride is Fig. 2 to B-B that should step to cut-open view, all the other steps for the A-A of respectively corresponding its step of Fig. 2 to cut-open view).
Embodiment
Its structure is seen Fig. 1, Fig. 2: it comprises pressure rete, substrate, force sensing resistance, metal lead wire 2, force sensing resistance, metal lead wire 2 are installed on the upper surface of pressure rete, substrate is loaded on the lower surface of pressure rete, substrate is specially substrate silicon 3, the pressure rete comprises the polysilicon film 4 of bottom, the oxide layer 5 on upper strata, and polysilicon film 4 lower surfaces of bottom are loaded on the upper surface of substrate silicon 3; Vacuum chamber 6 of its middle formation of upper surface sealing back of the lower surface of polysilicon film 4 and substrate silicon 3; The polysilicon film 4 of bottom has the corrosion hole 7 of perforation, is full of the material identical with the oxide layer 5 on upper strata in the corrosion hole 7; Force sensing resistance is specially the force sensing resistance bar 8 that the polycrystalline silicon membrane of coating the upper strata oxide layer forms through dry etching; The pressure rete position of vacuum chamber 6 correspondences specifically is divided into film district 9, beam district 10, and beam district 10 lateral arrangement are in the center on vacuum chamber 6 tops, and film district 9 is symmetrically arranged in vertical both sides in beam district 10; Film district 9 is lower than beam district 10, and the underlying polysilicon film 4 in film district 9 exposes, beam district 10 comprise polysilicon film 4, the upper strata of bottom oxide layer 5, coat the silicon nitride 11 on the upper strata oxide layer 5; Force sensing resistance bar 8 is symmetrically arranged in 10 cross central line both sides, beam district, and the upper strata of force sensing resistance bar 8 is coated with silicon nitride 11, and metal lead wire 2 is communicated with force sensing resistance bar 8 by fairlead 1.
Its manufacture craft flow process is seen Fig. 3:
Specific embodiment is as follows:
Embodiment one:
A, substrate silicon 3 is carried out standard cleaning, the back deionized water rinsing, and with the drier dehydration, dry.Then, the substrate silicon of handling well 3 is placed on thermal oxide in the oxidation furnace, single face forms the SiO of 0.1um 2Oxide layer 13.
Big film district is carried on the back in b, photoetching, the SiO in the big film of corrosion back of the body district 2Oxide layer 13, continuation TMAH(Tetramethylammonium hydroxide) the silicon 1um in the big film of corrosion back of the body district, after cleaning, use deionized water rinsing, enter the PSG (mixing the cryogenic oxidation silicon of phosphorus) of growth 1um in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry, as sacrifice layer 14.
C, anti-carve the back of the body big film district, corrode the oxide layer 13 in the big film of non-back of the body district, through cleaning after, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) polysilicon film 4 of the bottom of growing in the stove, thickness 1um.
D, on the polysilicon film 4 of bottom lithographic definition corrosion hole 7, the method of employing dry etching is removed the polysilicon in the corrosion hole 7, again with dry method or wet process releasing sacrificial layer 14, after cleaning, use deionized water rinsing, enter the SiO that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry 2Film 1um as upper strata oxide layer 5, puts into oxidation furnace and carries out stopping up corrosion hole 7 after the fine and close oxidation processes.
E, the silicon chip that will finish above-mentioned operation are put into the LPCVD(low-pressure chemical vapor deposition) stove preparing polysilicon film 0.1um; by boron diffusion or the injection of boron ion polysilicon membrane is mixed; for activator impurity spreads or injects the defective that causes with eliminating; and impurity is evenly distributed; with silicon slice placed annealing in process under 950 ℃ of nitrogen protections, generate and treat corrosion layer 12.
F, on bag corrosion layer 12 shape of lithographic definition polysilicon force sensing resistance bar 8, the method of employing dry etching stays the force sensing resistance bar 8 of polysilicon in desired location, after cleaning, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) grown silicon nitride layer 11 in the stove, thickness 0.1um.
G, photoetching beam district 10 remove silicon nitride layer 11, the upper strata oxide layer 5 in film district 9 successively, form beam-membrane structure.
H, lithography fair lead 12 anti-carve the Al lead-in wire behind the steaming Al, finish metal lead wire 2 after the alloying.
Embodiment two:
A, substrate silicon 3 is carried out standard cleaning, the back deionized water rinsing, and with the drier dehydration, dry.Then, the substrate silicon of handling well 3 is placed on thermal oxide in the oxidation furnace, single face forms the SiO of 0.5um 2Oxide layer 13.
Big film district is carried on the back in b, photoetching, the SiO in the big film of corrosion back of the body district 2Oxide layer 13, continuation TMAH(Tetramethylammonium hydroxide) the silicon 3um in the big film of corrosion back of the body district, after cleaning, use deionized water rinsing, enter the PSG (mixing the cryogenic oxidation silicon of phosphorus) of growth 3um in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry, as sacrifice layer 14.
C, anti-carve the back of the body big film district, corrode the oxide layer 13 in the big film of non-back of the body district, through cleaning after, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) polysilicon film 4 of the bottom of growing in the stove, thickness 1um.
D, on the polysilicon film 4 of bottom lithographic definition corrosion hole 7, the method of employing dry etching is removed the polysilicon in the corrosion hole 7, again with dry method or wet process releasing sacrificial layer 14, after cleaning, use deionized water rinsing, enter the SiO that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry 2Film 3um as upper strata oxide layer 5, puts into oxidation furnace and carries out stopping up corrosion hole 7 after the fine and close oxidation processes.
E, the silicon chip that will finish above-mentioned operation are put into the LPCVD(low-pressure chemical vapor deposition) stove preparing polysilicon film 0.5um; by boron diffusion or the injection of boron ion polysilicon membrane is mixed; for activator impurity spreads or injects the defective that causes with eliminating; and impurity is evenly distributed; with silicon slice placed annealing in process under 1100 ℃ of nitrogen protections, generate and treat corrosion layer 12.
F, on bag corrosion layer 12 shape of lithographic definition polysilicon force sensing resistance bar 8, the method of employing dry etching stays the force sensing resistance bar 8 of polysilicon in desired location, after cleaning, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) grown silicon nitride layer 11 in the stove, thickness 0.5um.
G, photoetching beam district 10 remove silicon nitride layer 11, the upper strata oxide layer 5 in film district 9 successively, form beam-membrane structure.
H, lithography fair lead 12 anti-carve the Al lead-in wire behind the steaming Al, finish metal lead wire 2 after the alloying.
Embodiment three:
A, substrate silicon 3 is carried out standard cleaning, the back deionized water rinsing, and with the drier dehydration, dry.Then, the substrate silicon of handling well 3 is placed on thermal oxide in the oxidation furnace, single face forms the SiO of 1um 2Oxide layer 13.
Big film district is carried on the back in b, photoetching, the SiO in the big film of corrosion back of the body district 2Oxide layer 13, continuation TMAH(Tetramethylammonium hydroxide) the silicon 5um in the big film of corrosion back of the body district, after cleaning, use deionized water rinsing, enter the PSG (mixing the cryogenic oxidation silicon of phosphorus) of growth 5um in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry, as sacrifice layer 14.
C, anti-carve the back of the body big film district, corrode the oxide layer 13 in the big film of non-back of the body district, through cleaning after, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) polysilicon film 4 of the bottom of growing in the stove, thickness 5um.
D, on the polysilicon film 4 of bottom lithographic definition corrosion hole 7, the method of employing dry etching is removed the polysilicon in the corrosion hole 7, again with dry method or wet process releasing sacrificial layer 14, after cleaning, use deionized water rinsing, enter the SiO that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry 2Film 5um as upper strata oxide layer 5, puts into oxidation furnace and carries out stopping up corrosion hole 7 after the fine and close oxidation processes.
E, the silicon chip that will finish above-mentioned operation are put into the LPCVD(low-pressure chemical vapor deposition) stove preparing polysilicon film 1um; by boron diffusion or the injection of boron ion polysilicon membrane is mixed; for activator impurity spreads or injects the defective that causes with eliminating; and impurity is evenly distributed; with silicon slice placed annealing in process under 1200 ℃ of nitrogen protections, generate and treat corrosion layer 12.
F, on bag corrosion layer 12 shape of lithographic definition polysilicon force sensing resistance bar 8, the method of employing dry etching stays the force sensing resistance bar 8 of polysilicon in desired location, after cleaning, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) grown silicon nitride layer 11 in the stove, thickness 1um.
G, photoetching beam district 10 remove silicon nitride layer 11, the upper strata oxide layer 5 in film district 9 successively, form beam-membrane structure.
H, lithography fair lead 12 anti-carve the Al lead-in wire behind the steaming Al, finish metal lead wire 2 after the alloying.

Claims (9)

1. piezoresistance sensor chip, it comprises pressure rete, substrate, force sensing resistance, metal lead wire, described force sensing resistance, metal lead wire are installed on the upper surface of described pressure rete, described substrate is loaded on the lower surface of described pressure rete, it is characterized in that: described substrate is specially substrate silicon, described pressure rete comprises the polysilicon film of bottom, the oxide layer on upper strata, and the polysilicon film lower surface of described bottom is loaded on the upper surface of described substrate silicon.
2. a kind of piezoresistance sensor chip according to claim 1 is characterized in that: vacuum chamber of its middle formation of upper surface sealing back of the lower surface of described polysilicon film and described substrate silicon.
3. a kind of piezoresistance sensor chip according to claim 1 is characterized in that: the polysilicon film of described bottom has the corrosion hole of perforation, is full of in the described corrosion hole and the identical material of described upper strata oxide layer.
4. a kind of piezoresistance sensor chip according to claim 1 is characterized in that: described force sensing resistance is specially the force sensing resistance bar that the polycrystalline silicon membrane of coating described upper strata oxide layer forms through dry etching.
5. a kind of piezoresistance sensor chip according to claim 2, it is characterized in that: the pressure rete position of described vacuum chamber correspondence specifically is divided into film district, Liang Qu, described beam district lateral arrangement is in the center on described vacuum chamber top, and described film district is symmetrically arranged in vertical both sides of described Liang Qu.
6. a kind of piezoresistance sensor chip according to claim 5, it is characterized in that: described film district is lower than described Liang Qu, the underlying polysilicon film in described film district exposes, described Liang Qu comprise polysilicon film, the upper strata of bottom oxide layer, coat the silicon nitride layer on the oxide layer of described upper strata.
7. according to claim 4 or 6 described a kind of piezoresistance sensor chips, it is characterized in that: described force sensing resistance bar is symmetrically arranged in cross central line both sides, described beam district, the upper strata of described force sensing resistance bar is coated with described silicon nitride layer, and described metal lead wire is communicated with described force sensing resistance bar by fairlead.
8. the method for making of a piezoresistance sensor chip, it is characterized in that: in substrate silicon upper surface growth oxide layer, the oxide layer in photoetching and the big film of corrosion back of the body district, grow PSG (mixing the cryogenic oxidation silicon of phosphorus) as sacrifice layer at the big film regioselectivity of the back of the body, and anti-carve the oxide layer in the big film of non-back of the body district, at substrate silicon upper surface growing polycrystalline silicon film; Photoetching is also corroded the corrosion hole of polysilicon film, and releasing sacrificial layer is with the thick SiO of method deposit 2um of PECVD (plasma enhanced chemical vapor deposition) 2Stop up corrosion hole, and carry out densification; The deposit polysilicon membrane anti-carves resistance area in its front, and forms the polysilicon resistance bar behind the dry etching; Deposit Si 3N 4, photoetching Liang Qu, the oxide layer of losing the film district with the carving of beam district is to form beam-membrane structure; Lithography fair lead anti-carves the Al lead-in wire behind the steaming Al, finish metal lead wire after the alloying.
9. the method for making of a kind of piezoresistance sensor chip according to claim 8 is characterized in that:
Its concrete steps are as follows:
A, substrate silicon is carried out standard cleaning, the back deionized water rinsing, and, then,, make the SiO of its single face formation 0.1~1um with silicon slice placed thermal oxide in oxidation furnace of handling well with drier dehydration, oven dry 2Oxide layer;
Big film district is carried on the back in b, photoetching, the SiO in the big film of corrosion back of the body district 2Oxide layer continues use the TMAH(Tetramethylammonium hydroxide) corrosion carries on the back the silicon 1~5um in big film district.After cleaning, use deionized water rinsing, enter the PSG (mixing the cryogenic oxidation silicon of phosphorus) that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry, as sacrifice layer, wherein the thickness of Sheng Chang PSG is identical with the thickness of the silicon in the big film of the back of the body that is corroded district;
C, anti-carve the back of the body big film district, corrode the oxide layer in the big film of non-back of the body district.After cleaning, use deionized water rinsing, enter the LPCVD(low-pressure chemical vapor deposition after the oven dry) polysilicon film of growth bottom in the stove, thickness 1~5um;
D, lithographic definition corrosion hole, the method for employing dry etching is removed the polysilicon in the corrosion hole, again with dry method or wet process releasing sacrificial layer PSG (mixing the cryogenic oxidation silicon of phosphorus).After cleaning, use deionized water rinsing, enter the SiO that grows in PECVD (plasma enhanced chemical vapor deposition) stove after the oven dry 2Film 1~5um puts into oxidation furnace and carries out stopping up corrosion hole after the fine and close oxidation processes;
E, the silicon chip that will finish above-mentioned operation are put into the LPCVD(low-pressure chemical vapor deposition) stove preparing polysilicon film 0.1~1um, by boron diffusion or the injection of boron ion polysilicon membrane is mixed, for activator impurity spreads or injects the defective that causes with eliminating, and impurity is evenly distributed, with silicon slice placed annealing in process under 950 ℃~1200 ℃ nitrogen protections;
The shape of f, lithographic definition polysilicon force sensing resistance bar, the method for employing dry etching stays the force sensing resistance bar of polysilicon in desired location.After cleaning, use deionized water rinsing.Entering the LPCVD(low-pressure chemical vapor deposition after the oven dry) Si grows in the stove 3N 4Film 0.1~1um;
G, photoetching Liang Qu remove silicon nitride layer, the oxide layer in film district successively, form beam-membrane structure;
H, lithography fair lead anti-carve the Al lead-in wire behind the steaming Al, finish metal lead wire after the alloying.
CN201010152895.2A 2010-04-22 2010-04-22 Piezoresistive sensor chip and manufacture method thereof Expired - Fee Related CN101832831B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010152895.2A CN101832831B (en) 2010-04-22 2010-04-22 Piezoresistive sensor chip and manufacture method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010152895.2A CN101832831B (en) 2010-04-22 2010-04-22 Piezoresistive sensor chip and manufacture method thereof

Publications (2)

Publication Number Publication Date
CN101832831A true CN101832831A (en) 2010-09-15
CN101832831B CN101832831B (en) 2015-01-28

Family

ID=42716981

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010152895.2A Expired - Fee Related CN101832831B (en) 2010-04-22 2010-04-22 Piezoresistive sensor chip and manufacture method thereof

Country Status (1)

Country Link
CN (1) CN101832831B (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103364120A (en) * 2012-04-10 2013-10-23 中国科学院电子学研究所 Silver-tin eutectic vacuum bonding metal variant-type MEMS pressure transistor and manufacturing method thereof
CN103364118A (en) * 2012-03-29 2013-10-23 中国科学院电子学研究所 Piezoresistive pressure sensor and manufacturing method thereof
CN103487178A (en) * 2013-09-16 2014-01-01 沈阳仪表科学研究院有限公司 High-power overload 1KPa silicon micropressure sensor chip and manufacturing method
CN103964373A (en) * 2013-01-29 2014-08-06 飞思卡尔半导体公司 Microelectromechanical system devices having crack resistant membrane structures and methods for fabricating same
CN105384143A (en) * 2014-09-04 2016-03-09 中芯国际集成电路制造(上海)有限公司 Semiconductor device and production method thereof, and electronic apparatus
CN106706175A (en) * 2015-11-12 2017-05-24 上海丽恒光微电子科技有限公司 Method for preparing pressure sensor
US9926187B2 (en) 2013-01-29 2018-03-27 Nxp Usa, Inc. Microelectromechanical system devices having crack resistant membrane structures and methods for the fabrication thereof
CN107871709A (en) * 2017-10-19 2018-04-03 成都旭思特科技有限公司 It can adapt to the film filter manufacture method of high temperature
CN108801503A (en) * 2017-04-21 2018-11-13 意法半导体股份有限公司 Strain gauge for the health status for monitoring fabricated construction
CN109244232A (en) * 2018-09-13 2019-01-18 徐景辉 MEMS PZT (piezoelectric transducer) and production method
CN109250682A (en) * 2018-09-25 2019-01-22 中国电子科技集团公司第四十九研究所 A kind of preparation method of suspension beam-membrane structure
CN111722707A (en) * 2020-04-26 2020-09-29 中国科学院上海微***与信息技术研究所 Manufacturing method of back contact touch sensor and back contact touch sensor
CN113140638A (en) * 2021-03-18 2021-07-20 沈阳仪表科学研究院有限公司 Economical silicon pressure sensor chip and processing method
CN115420952A (en) * 2022-11-04 2022-12-02 之江实验室 High temperature piezoresistive property measurement platform and method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113340950A (en) * 2021-05-28 2021-09-03 苏州锐光科技有限公司 Capacitive humidity sensor and manufacturing method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0758346A (en) * 1993-08-20 1995-03-03 Matsushita Electric Ind Co Ltd Micro flow sensor and its manufacture
EP0867701A1 (en) * 1997-03-28 1998-09-30 Interuniversitair Microelektronica Centrum Vzw Method of fabrication of an infrared radiation detector and more particularly an infrared sensitive bolometer
US6076404A (en) * 1993-06-03 2000-06-20 Robert Bosch Gmbh Micromechanical sensor including a single-crystal silicon support
CN201716135U (en) * 2010-04-22 2011-01-19 无锡市纳微电子有限公司 Piezoresistance sensor chip

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6076404A (en) * 1993-06-03 2000-06-20 Robert Bosch Gmbh Micromechanical sensor including a single-crystal silicon support
JPH0758346A (en) * 1993-08-20 1995-03-03 Matsushita Electric Ind Co Ltd Micro flow sensor and its manufacture
EP0867701A1 (en) * 1997-03-28 1998-09-30 Interuniversitair Microelektronica Centrum Vzw Method of fabrication of an infrared radiation detector and more particularly an infrared sensitive bolometer
CN201716135U (en) * 2010-04-22 2011-01-19 无锡市纳微电子有限公司 Piezoresistance sensor chip

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
王跃林,刘理天,郑心畬等: "多晶硅应变膜压力传感器", 《半导体学报》 *
鲍敏杭,王言,于连忠: "微机械梁-膜结构的压力传感器", 《传感技术学报》 *

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103364118A (en) * 2012-03-29 2013-10-23 中国科学院电子学研究所 Piezoresistive pressure sensor and manufacturing method thereof
CN103364120A (en) * 2012-04-10 2013-10-23 中国科学院电子学研究所 Silver-tin eutectic vacuum bonding metal variant-type MEMS pressure transistor and manufacturing method thereof
CN103964373A (en) * 2013-01-29 2014-08-06 飞思卡尔半导体公司 Microelectromechanical system devices having crack resistant membrane structures and methods for fabricating same
CN103964373B (en) * 2013-01-29 2017-06-09 飞思卡尔半导体公司 Mems device and its manufacture method with cracking resistance membrane structure
US9926187B2 (en) 2013-01-29 2018-03-27 Nxp Usa, Inc. Microelectromechanical system devices having crack resistant membrane structures and methods for the fabrication thereof
CN103487178A (en) * 2013-09-16 2014-01-01 沈阳仪表科学研究院有限公司 High-power overload 1KPa silicon micropressure sensor chip and manufacturing method
CN105384143A (en) * 2014-09-04 2016-03-09 中芯国际集成电路制造(上海)有限公司 Semiconductor device and production method thereof, and electronic apparatus
CN105384143B (en) * 2014-09-04 2017-05-10 中芯国际集成电路制造(上海)有限公司 Semiconductor device and production method thereof, and electronic apparatus
CN106706175A (en) * 2015-11-12 2017-05-24 上海丽恒光微电子科技有限公司 Method for preparing pressure sensor
CN106706175B (en) * 2015-11-12 2021-03-09 上海丽恒光微电子科技有限公司 Preparation method of pressure sensor
CN108801503A (en) * 2017-04-21 2018-11-13 意法半导体股份有限公司 Strain gauge for the health status for monitoring fabricated construction
CN108801503B (en) * 2017-04-21 2021-05-25 意法半导体股份有限公司 Stress sensor for monitoring health of fabricated structures
CN107871709A (en) * 2017-10-19 2018-04-03 成都旭思特科技有限公司 It can adapt to the film filter manufacture method of high temperature
CN109244232A (en) * 2018-09-13 2019-01-18 徐景辉 MEMS PZT (piezoelectric transducer) and production method
CN109244232B (en) * 2018-09-13 2023-07-04 徐景辉 Piezoelectric transducer of micro-electromechanical system and manufacturing method
CN109250682A (en) * 2018-09-25 2019-01-22 中国电子科技集团公司第四十九研究所 A kind of preparation method of suspension beam-membrane structure
CN111722707A (en) * 2020-04-26 2020-09-29 中国科学院上海微***与信息技术研究所 Manufacturing method of back contact touch sensor and back contact touch sensor
CN111722707B (en) * 2020-04-26 2021-10-01 中国科学院上海微***与信息技术研究所 Manufacturing method of back contact touch sensor and back contact touch sensor
CN113140638A (en) * 2021-03-18 2021-07-20 沈阳仪表科学研究院有限公司 Economical silicon pressure sensor chip and processing method
CN115420952A (en) * 2022-11-04 2022-12-02 之江实验室 High temperature piezoresistive property measurement platform and method
CN115420952B (en) * 2022-11-04 2023-03-24 之江实验室 High temperature piezoresistive property measurement platform and method

Also Published As

Publication number Publication date
CN101832831B (en) 2015-01-28

Similar Documents

Publication Publication Date Title
CN101832831A (en) Piezoresistive sensor chip and manufacture method thereof
CN101551403B (en) Integrated silicon chip for testing acceleration, pressure and temperature, and manufacturing method thereof
CN201737690U (en) Mems sensor
CN101487747B (en) Absolute pressure transducer chip based on surface micro-machining and its production method
CN101329361B (en) Minitype silicon accelerometer having functions of measuring pressure intensity and temperature variation and its machining method
CN101786593B (en) Processing method of differential type high-precision accelerometer
CN105905866B (en) A kind of compound sensor and manufacture method
CN103185612B (en) Single silicon-chip microflow sensor being suitable to surface mount package and preparation method thereof
CN109141691A (en) A kind of linkage membrane capacitance formula presser sensor chip and its manufacturing method
CN104297520A (en) Monolithic embedded integrated silicon acceleration and pressure composite sensor
CN102928153B (en) Three-dimensional vacuum sensor and preparation method of three-dimensional vacuum sensor
CN102944339A (en) Piezoresistive pressure sensor of MEMS (Micro-Electro-Mechanical Systems) and preparation method thereof
CN102923644B (en) Three-dimensional vacuum sensor and manufacturing method thereof
CN107328449B (en) A kind of thermoelectric pile formula gas flow sensor and preparation method thereof
CN105181231A (en) Pressure sensor of packaging structure and preparation method thereof
CN104058361A (en) Processing method of integrated piezoresistive accelerometer and pressure meter which are based on prefabricated cavity SOI (silicon on insulator) substrate
CN107345826A (en) A kind of heat type gas flow sensor and preparation method thereof
CN103991836A (en) Micro electro mechanical system sensor and manufacturing method thereof
CN105000529B (en) Pressure sensor chip based on MEMS (Micro Electro Mechanical System) technology and manufacturing method thereof
CN109809355A (en) Pressure sensor and its manufacturing method
CN114275731A (en) MEMS-based double-beam type micro-pressure sensing core and preparation process thereof
CN104181331B (en) A kind of piezoresistance type acceleration sensor and its manufacturing method
CN106969874B (en) The differential pressure sensing arrangement and preparation method thereof of power sensitive film thickness controllable precise
CN209131869U (en) A kind of linkage membrane capacitance formula presser sensor chip
CN102980695A (en) MEMS (Micro Electro Mechanical System) piezoresistive type absolute pressure sensor based on SOI (Silicon on Insulator) silicon chip

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20170421

Address after: 223300 Jiangsu City, Huaiyin province (Industrial Park), Nanchang Road, No. three, layer 605, layer

Patentee after: Huaian nano sensor Co., Ltd.

Address before: 214028 Changjiang Road, New District, Jiangsu, Wuxi, No. 7

Patentee before: Wuxi Nano MEMS, Inc.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150128

Termination date: 20170422

CF01 Termination of patent right due to non-payment of annual fee