CN101819249A - Method for testing circuit board - Google Patents
Method for testing circuit board Download PDFInfo
- Publication number
- CN101819249A CN101819249A CN200910238336A CN200910238336A CN101819249A CN 101819249 A CN101819249 A CN 101819249A CN 200910238336 A CN200910238336 A CN 200910238336A CN 200910238336 A CN200910238336 A CN 200910238336A CN 101819249 A CN101819249 A CN 101819249A
- Authority
- CN
- China
- Prior art keywords
- test
- computer software
- circuit board
- plate
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention discloses a method for testing a circuit board, which belongs to the technical field of communication. The invention relates to a method for testing the circuit board by combining embedded software with PC machine software. The method mainly adopts two software parts: one part is upper computer software running on a PC machine, which provides test items for a tested plate, is responsible for communicating with lower computer software to complete the test, and also provides a database for storing a test result for querying test results; and the other part is the lower computer software running on the plate, which completes the tests on a chip, a slot, circuit and the like on the plate according to a command sent by the upper computer. The circuit board test method can reduce rework rate in a process of producing the circuit board to save cost and help research staff quickly position existing problems to improve the overall efficiency. The whole test is simply and quickly operated, and meanwhile, the debugging function can be well realized due to the strong pertinence in the test.
Description
Technical field
The invention belongs to communication technical field, relate in particular to a kind of method of testing of circuit board of the circuit board of communication products.
Background technology
Along with the development that the communications field makes rapid progress, various communication products become in our life gradually can not obtain scarce part.How various plates, are efficiently transferred fast and are surveyed the various plates most important thing especially under the prerequisite that guarantees its stability and reliability as the most important hardware ingredient of communication products.
The accent flow gauge of traditional circuit board is that producers pass through simple test voltage and check to weld and just give the research staff that the research staff determines by the test of hardware and software whether this plate is qualified then after finishing PCB making sheet.When small serial production, this method also has certain feasibility, but when producing in enormous quantities, the research staff need test a large amount of plates, in case careless omission appears in production run, will do over again in a large number, has reduced work efficiency, improved the cost of product, even the release of product has all been had an immense impact on.
Summary of the invention
The method of testing that the purpose of this invention is to provide a kind of circuit board, it is characterized in that described testing circuit board is by finishing at installation and operation upper computer software on the PC and the slave computer software that moves on plate, described upper computer software is that relevant EXE file is installed on common PC, provide test item at institute's tested plate, and be responsible for communicating by letter with slave computer software, finish test function, upper computer software also provides the database of preserving test result, for the inquiry test result; Described slave computer software is made up of hardware controls and communication, equipment and hardware driving, operating system, the HEX file being installed on concrete plate, and being loaded by serial ports or network interface, mainly is the order that sends according to host computer, finish chip on the plate, the concrete test of slot and circuit.
Described upper computer software is debugging for convenience, needing simulation slave computer environment to debug, mainly is communicating by letter of simulation and embedded plate, under the DEBUG pattern of host computer design, host computer only is responsible for demonstration, and concrete communication and processing are finished separately by slave computer.
Described DEBUG pattern is: upper computer software is waited for tester's input test order, and test command is sent to slave computer software by communication interface, receives then and shows the execution result (test result) of slave computer software to test command.
Described upper computer software is made up of interface and communication drivers, be divided into communications portion, part and test result display part are selected in test, wherein communications portion comprises the interface of simulating slave computer, by the analog transceiver communication information, debugging host computer function adopts debug pattern transceive data, be equivalent to a transceiver, for the slave computer software debugging.
The invention has the beneficial effects as follows on the one hand and can in the process of producing circuit board, reduce rework rate, save cost; Help the research staff that the problem that occurs is located fast on the other hand, improve whole efficient.The integrated operation of test is simple, rapidly, owing to strong points in the test, can well finish debug function simultaneously.
Description of drawings
Fig. 1 is the structural drawing of host computer and slave computer communication.
Fig. 2 is the block diagram of host computer and slave computer software communication.
Fig. 3 is the sub-interface of a upper computer software synoptic diagram.
Embodiment
The invention provides a kind of method of testing of circuit board.Illustrated below in conjunction with accompanying drawing.
Figure 1 shows that the structural drawing of host computer and slave computer communication.Figure 2 shows that the block diagram of host computer and slave computer software communication.Host computer (PC) is connected by communication interface line with slave computer.The method of described testing circuit board is finished by moving slave computer software at last installation and operation upper computer software with on plate.The design of upper computer software and debugging: according to the production test requirement of reality, host computer is divided into following components: communications portion, part and other parts are selected in test, wherein communications portion be divided into again being provided with communication communicate by letter with beginning, have only communication normally just can test, and detect in real time signal intelligence in the test process, the processing of being correlated with at communication abnormality; And part of detecting at first needs to select test plate type, according to different plates, has different tests to select; And other parts comprise the interface of simulating slave computer, and by the analog transceiver communication information, debugging host computer function adopts debug pattern transceive data, is equivalent to a transceiver, for the slave computer software debugging.
The design of slave computer software and debugging: because in the production of reality, the little plate of CPU on the plate is all identical, whole design is divided into: debugging mode and normal mode, the debug pattern of debugging mode and host computer is used, host computer is used as communication terminal, simulate practical communication with the shell mode, finish debugging.And normal mode is divided into: communications portion, testing hardware part and other parts.Communications portion is responsible for communicating by letter with host computer, resolves host computer order and recoil state, and the testing hardware part is according to the order of resolving, relevant hardware is tested, and other parts comprise the identification to the hardware plate, the module of some subsidiary communicationss and test, as timer, house dog etc.
Concrete use-pattern is (being illustrated in figure 3 as the sub-interface of upper computer software synoptic diagram) for example
1. the installation upper computer software only needs to install relevant EXE file and gets final product on common PC;
2. the installation slave computer software is installed the HEX file on concrete plate, can load by serial ports or network interface;
3. open upper computer software, and communicate by letter with slave computer (serial ports, connections such as network interface);
4. on main interface, select communication mode, and begin communication;
5. select to want tested plate at main interface, and enter the sub-interface of test board spare;
6. fill in test worker odd numbers, select test item, click begins to detect;
7. show test results on the interface, producers observe if desired, eject dialog box, and are selective;
8. just do not withdraw from if preserve test result, prompting is preserved;
9. end of test (EOT) can continue test, also can withdraw from, and checks test result (text document preservation).
The above; only for the preferable embodiment of the present invention, but protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection domain of claim.
Claims (5)
1. the method for testing of a circuit board, the test that it is characterized in that described circuit board is by finishing at installation and operation upper computer software on the PC and the slave computer software that moves on plate, described upper computer software is that relevant EXE file is installed on common PC, provide test item at institute's tested plate, and be responsible for communicating by letter with slave computer software, finish test function, upper computer software also provides the database of preserving test result, for the inquiry test result; Described slave computer software is made up of hardware controls and communication, equipment and hardware driving, operating system, the HEX file being installed on concrete plate, and being loaded by serial ports or network interface, mainly is the order that sends according to host computer, finish chip on the plate, the concrete test of slot and circuit.
2. according to the method for testing of the described a kind of circuit board of claim 1, it is characterized in that, described upper computer software is debugging for convenience, need simulation slave computer environment to debug, mainly be communicating by letter of simulation and embedded plate, under the DEBUG pattern of host computer design, host computer only is responsible for demonstration, and concrete communication and processing are finished separately by slave computer.
3. according to the method for testing of the described a kind of circuit board of claim 1, it is characterized in that, described DEBUG pattern is: upper computer software is waited for tester's input test order, and test command sent to slave computer software by communication interface, receive then and show the execution result of slave computer software test command.
4. according to the method for testing of the described a kind of circuit board of claim 1, it is characterized in that, described upper computer software is made up of interface and communication drivers, is divided into communications portion, and part and test result display part are selected in test, wherein communications portion comprises the interface with slave computer, by the transmitting-receiving communication information, debugging host computer function adopts debug pattern transceive data, be equivalent to a transceiver, for the slave computer software debugging.
5. according to the method for testing of the described a kind of circuit board of claim 1, it is characterized in that, described slave computer software is in the production of reality, the little plate of CPU on the plate is all identical, whole design is divided into: debugging mode and normal mode, and the debug pattern of debugging mode and host computer is used, and host computer is used as communication terminal, simulate practical communication with the shell mode, finish debugging.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910238336A CN101819249A (en) | 2009-11-25 | 2009-11-25 | Method for testing circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910238336A CN101819249A (en) | 2009-11-25 | 2009-11-25 | Method for testing circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101819249A true CN101819249A (en) | 2010-09-01 |
Family
ID=42654417
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910238336A Pending CN101819249A (en) | 2009-11-25 | 2009-11-25 | Method for testing circuit board |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101819249A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102567161A (en) * | 2012-02-23 | 2012-07-11 | 昆山元崧电子科技有限公司 | Notebook mainboard testing system and notebook mainboard testing method |
CN105589454A (en) * | 2015-12-31 | 2016-05-18 | 广东格兰仕集团有限公司 | Automatic detection method of electric control panel |
CN105630627A (en) * | 2014-11-08 | 2016-06-01 | 智比特信息技术(镇江)有限公司 | Method for data backup of computer during test outage |
CN108037444A (en) * | 2017-12-29 | 2018-05-15 | 广州市中海达测绘仪器有限公司 | GNSS PCBA automatization test systems and its application process |
CN109613415A (en) * | 2018-11-30 | 2019-04-12 | 苏州市运泰利自动化设备有限公司 | Wiring board test failure positioning device and localization method |
CN110596569A (en) * | 2019-08-20 | 2019-12-20 | 福州瑞芯微电子股份有限公司 | PCBA board testing method and device |
CN110600071A (en) * | 2018-06-12 | 2019-12-20 | 四川华大恒芯科技有限公司 | NVM chip reliability test system and test method |
CN111999640A (en) * | 2020-07-22 | 2020-11-27 | 国营芜湖机械厂 | Circuit board testing system based on cabinet and testing method thereof |
CN115525542A (en) * | 2022-09-06 | 2022-12-27 | 河南翔宇医疗设备股份有限公司 | Debugging method, device and medium for debugging tool |
-
2009
- 2009-11-25 CN CN200910238336A patent/CN101819249A/en active Pending
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102567161A (en) * | 2012-02-23 | 2012-07-11 | 昆山元崧电子科技有限公司 | Notebook mainboard testing system and notebook mainboard testing method |
CN105630627A (en) * | 2014-11-08 | 2016-06-01 | 智比特信息技术(镇江)有限公司 | Method for data backup of computer during test outage |
CN105589454A (en) * | 2015-12-31 | 2016-05-18 | 广东格兰仕集团有限公司 | Automatic detection method of electric control panel |
CN108037444A (en) * | 2017-12-29 | 2018-05-15 | 广州市中海达测绘仪器有限公司 | GNSS PCBA automatization test systems and its application process |
CN108037444B (en) * | 2017-12-29 | 2023-12-15 | 广州市中海达测绘仪器有限公司 | GNSS PCBA automatic test system and application method thereof |
CN110600071A (en) * | 2018-06-12 | 2019-12-20 | 四川华大恒芯科技有限公司 | NVM chip reliability test system and test method |
CN110600071B (en) * | 2018-06-12 | 2021-06-01 | 华大恒芯科技有限公司 | NVM chip reliability test system and test method |
CN109613415A (en) * | 2018-11-30 | 2019-04-12 | 苏州市运泰利自动化设备有限公司 | Wiring board test failure positioning device and localization method |
CN110596569A (en) * | 2019-08-20 | 2019-12-20 | 福州瑞芯微电子股份有限公司 | PCBA board testing method and device |
CN111999640A (en) * | 2020-07-22 | 2020-11-27 | 国营芜湖机械厂 | Circuit board testing system based on cabinet and testing method thereof |
CN115525542A (en) * | 2022-09-06 | 2022-12-27 | 河南翔宇医疗设备股份有限公司 | Debugging method, device and medium for debugging tool |
CN115525542B (en) * | 2022-09-06 | 2024-01-02 | 河南翔宇医疗设备股份有限公司 | Debugging method, device and medium for debugging tool |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101819249A (en) | Method for testing circuit board | |
CN101739023B (en) | Car body controller simulation system | |
CN102968377A (en) | Virtual machine technique based airborne software system testing general platform | |
CN102289209A (en) | CTCS-3 (China train control system) level train control testing simulation system | |
CN110908849B (en) | Automatic test equipment and method | |
CN103793326A (en) | Assembly test method and device | |
US8214195B2 (en) | Testing in a hardware emulation environment | |
CN105738854A (en) | Simulation memory test board system for intelligent ammeter embedded application and test method | |
CN101499937A (en) | Software and hardware collaborative simulation verification system and method based on FPGA | |
CN107797928B (en) | Instrument control system platform logic algorithm block testing device and method | |
CN103376340B (en) | A kind of keyset, multi-platform serial test system and method | |
CN108762243A (en) | A kind of ECU functional tests platform and ECU function test methods | |
CN104407882A (en) | Board card device | |
CN103514074A (en) | MVB network card development method and platform | |
CN101131663B (en) | Method for detecting installation correctness of computer PCI/PCI Express devices | |
CN101145970B (en) | System and method for online location of communication system device failures | |
CN103576667A (en) | Method, device and system for testing main control board | |
CN110297735B (en) | Universal re-judging test system based on solid state disk | |
CN105959070B (en) | Change the test method of frequency based on GNSS receiver radio station | |
JPWO2017037914A1 (en) | Information processing apparatus and information processing method | |
CN102455958A (en) | Test system | |
CN101751492A (en) | Micro-controller and simulation system thereof | |
CN204406390U (en) | A kind of Monkey test macro | |
CN208938094U (en) | A kind of universal serial bus test macro | |
CN201335775Y (en) | Airborne equipment comprehensive detection system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20100901 |