CN101799776A - Fault processing method of multi-core processor, multi-core processor and communication device - Google Patents
Fault processing method of multi-core processor, multi-core processor and communication device Download PDFInfo
- Publication number
- CN101799776A CN101799776A CN201010115908A CN201010115908A CN101799776A CN 101799776 A CN101799776 A CN 101799776A CN 201010115908 A CN201010115908 A CN 201010115908A CN 201010115908 A CN201010115908 A CN 201010115908A CN 101799776 A CN101799776 A CN 101799776A
- Authority
- CN
- China
- Prior art keywords
- fault
- main
- polycaryon processor
- nuclear
- spare core
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Hardware Redundancy (AREA)
Abstract
The embodiment of the invention discloses a fault processing method of a multi-core processor, comprising the following steps of: judging whether a main core for processing data goes wrong or not; and if yes, switching a standby core into a main state. The embodiment also provides a multi-core processor corresponding to the fault processing method and a communication device. In the embodiment, data processing of a fault core is transferred to the standby core, therefore, the multi-core processor which goes wrong is back to a normal working state with the recovery time of millisecond stage or less; and compared with the prior art, the invention can satisfy the occasions with higher real-time requirements.
Description
Technical field
The present invention relates to communication technical field, be specifically related to a kind of polycaryon processor fault handling method, polycaryon processor and communication facilities.
Background technology
Along with the processor technology rapid development, polycaryon processor is more and more extensively adopted by communication facilities.Development along with the polycaryon processor technology, the polycaryon processor function from strength to strength, often a polycaryon processor just can be realized the information processing functions whole on the veneer, simultaneously, the indoor design of polycaryon processor is also increasingly sophisticated, and this has just proposed higher requirement to the reliability of polycaryon processor.
In order to strengthen the reliability of polycaryon processor, in realizing, communication system needs running status to polycaryon processor, comprise various signal conditions, with and the application state of going up operation detect in real time, in case detecting polycaryon processor breaks down, just need take measures, make the polycaryon processor that breaks down can self-healing polycaryon processor.At present, the main method that standalone module (for example monokaryon) is resetted separately that adopts makes the polycaryon processor self-healing of breaking down, promptly in polycaryon processor, administration module detects each standalone module in real time, when detecting standalone module and break down, the standalone module that administration module breaks down resets, reloads, and this standalone module is reverted to upstate, thereby makes polycaryon processor recover operate as normal.
In research and practice process to prior art, the present inventor finds that employing resets separately to standalone module and makes the polycaryon processor that breaks down recover operate as normal, and release time can't the higher occasion of requirement of real time usually in level second.
Summary of the invention
The embodiment of the invention provides a kind of polycaryon processor fault handling method, polycaryon processor and communication facilities.
On the one hand, the embodiment of the invention provides a kind of polycaryon processor fault handling method, comprising:
Whether the master that judgement is handled data breaks down with nuclear;
If then spare core is switched to the main state of using.
On the other hand, the embodiment of the invention provides a kind of polycaryon processor, comprising:
Main with nuclear, be used for data are handled;
Spare core is used to judge whether the master breaks down with nuclear; If then described spare core is switched to the main state of using.
On the other hand, the embodiment of the invention provides a kind of communication facilities, comprises the polycaryon processor in the embodiment of the invention.
As can be seen from the above technical solutions, the embodiment of the invention has the following advantages:
In the embodiment of the invention, by judging whether the master breaks down with nuclear in the polycaryon processor, when fault takes place with nuclear in the master, then spare core is switched to the main state of using, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, can reach Millisecond or following release time, with respect to prior art, can the higher occasion of requirement of real time.
Description of drawings
Fig. 1 is the synoptic diagram of an embodiment of polycaryon processor fault handling method in the embodiment of the invention;
Fig. 2 is the synoptic diagram of another embodiment of polycaryon processor fault handling method in the embodiment of the invention;
Fig. 3 is the synoptic diagram of the polycaryon processor of an embodiment of communication facilities in the embodiment of the invention;
Fig. 4 is the synoptic diagram of the polycaryon processor of another embodiment of communication facilities in the embodiment of the invention;
Fig. 5 is the synoptic diagram of the spare core in embodiment illustrated in fig. 4;
Fig. 6 is the synoptic diagram of the administration module of middle polycaryon processor embodiment illustrated in fig. 4.
Embodiment
The embodiment of the invention provides a kind of polycaryon processor fault handling method, polycaryon processor and communication facilities.Below be elaborated respectively.
See also Fig. 1, the polycaryon processor fault handling method embodiment comprises in the embodiment of the invention:
110, judge whether the master that data are handled breaks down with nuclear, if then execution in step 120, otherwise end operation;
In the embodiment of the invention, polycaryon processor comprises main with nuclear and spare core, and each is loaded with identical code with nuclear with spare core to main, and polycaryon processor can further include administration module.
The embodiment of the invention can judge whether the master breaks down with nuclear by spare core in the polycaryon processor or administration module.
Whether administration module or spare core judge that main whether breaking down with nuclear specifically can comprise: monitor main streamline with nuclear and interrupt, if interrupt, judge that then this master uses nuclear that fault takes place.
Perhaps, spare core judges that main whether breaking down with nuclear specifically also can comprise: obtain main with examine each the processing stage used data content and at the phase process result of this data content, this data content is carried out with main with nuclear phase phase process together, the program of correspondence processing stage of promptly this data content being moved this, whether the phase process result who judges self again is with main consistent with authorizing the phase process result who send, if inconsistent, then spare core judges that this master is with examining the generation fault.
Wherein, data can be message or other forms, and the embodiment of the invention does not limit this.
120, spare core is switched to the main state of using.
When the judgement master used nuclear that fault takes place, administration module or spare core switched to the master with spare core and use state, made the data processing of fault keranel (master who promptly breaks down is with examining) transfer to this spare core, thereby made polycaryon processor recover operate as normal.
If the executive agent spare core of the embodiment of the invention can reach in the microsecond level release time; If the executive agent administration module of the embodiment of the invention can reach at Millisecond, all much smaller than release time of the prior art release time.And, because release time is shorter, thereby can reduce losing of data, satisfy the higher occasion of reliability requirement.
Spare core is switched to the master with after the state, and spare core can be from obtaining and handle follow-up data (follow-up data of the current data that fault keranel is handled) with main with examining the total buffer queue; Spare core also can first handling failure be examined the current data that does not also execute all phase process programs, obtains and handles follow-up data again from buffer queue, thereby further reduced losing of data.
The specific implementation that the spare core handling failure is checked the current data of answering can comprise: spare core is handled the phase process result of the up-to-date preservation of current data, promptly this phase process result is continued to move the handling procedure of Remaining Stages correspondence.
In the present embodiment, polycaryon processor comprises main with nuclear and spare core, by judging whether the master breaks down with nuclear, when fault takes place with nuclear in the master, then spare core is switched to the master and use state, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, release time is at Millisecond or following, with respect to prior art, and can the higher occasion of requirement of real time.
See also Fig. 2, another embodiment of polycaryon processor fault handling method comprises in the embodiment of the invention:
210, spare core judges whether the master that data are handled breaks down with nuclear, if, then trigger step 220, otherwise end operation;
In the present embodiment, judge by spare core whether the master breaks down with nuclear.
220, spare core will self switch to the main state of using;
In the present embodiment, main be divided into a plurality of the processing stage with checking process that data handle, main with nuclear used data content and send to spare core with the form of message can be with each processing stage at the phase process result of this data content, timer processing stage of being provided with corresponding to each in the spare core, in the given time if the message do not receive each processing stage, think that then main streamline with nuclear interrupts, determine main with nuclear generation fault, if the message the processing stage of receiving each in the given time, then spare core is carried out with main with nuclear phase processing together the data content of receiving, if self result is with main inconsistent with authorizing the phase process result who send, then spare core is judged and mainly with nuclear fault is taken place.
When spare core judgement master with nuclear fault took place, spare core was used state with self switching to the master, and handles the phase process result of up-to-date preservation, obtains and handle follow-up data again from buffer queue.
230, administration module carries out fault detect to fault keranel;
In the present embodiment, polycaryon processor also comprises administration module, spare core self is switched to main with state after, administration module can carry out fault detect to fault keranel.
Fault detect is meant the validity check of fault keranel being carried out internal resource, comprise whether the register read-write is normal, whether the inner buffer read-write is normal, whether the external cache read-write is normal, whether counter can correct calculation, normally whether intercommunication mechanism messaging etc., and concrete executive mode is a prior art, does not give unnecessary details herein.
240, whether the administration module failure judgement is the restorability fault, if then execution in step 250, otherwise execution in step 260;
Administration module can be restorability fault or irrecoverable property fault according to the detection failure judgement in the step 230, and concrete executive mode can be prior art, does not give unnecessary details herein.
250, administration module reverts to upstate with fault keranel, process ends;
If the restorability fault, administration module can reset fault keranel, reload, and reverts to upstate, and concrete executive mode is a prior art, does not give unnecessary details herein.
Described fault keranel can enter stand-by state after reverting to upstate, monitor current main running status with nuclear.
260, alarm module sends alarm, process ends.
Polycaryon processor in the present embodiment can also comprise alarm module, if administration module judges that fault is irrecoverable property fault, then alarm module can send alarm, with notice webmaster personnel.
Further, spare core self is switched to main with state after, the in-situ data that administration module can also be when fault keranel obtains and preserved fault keranel and breaks down is so that developer's analysis of failure model and optimisation technique scheme.Main with examining in the process of deal with data, can in running log, write down operation information, comprise normal and unusual various statistics and result of calculation, in-situ data when administration module can break down by extraction log acquisition fault keranel, concrete executive mode can adopt prior art, does not give unnecessary details herein.
Need to prove that herein step 230 is to 260, and the steps such as in-situ data when fault keranel obtains and preserves fault keranel and breaks down can be carried out also by spare core.
Under the situation of multinuclear resource anxiety, polycaryon processor can adopt N: 1 backs up, and N master answers a spare core with checking, and is loaded with N the corresponding main code of using on the nuclear on 1 spare core.When this spare core is judged any 1 master among the N and broken down with nuclear, move the main code of examining of using that this breaks down.
In the present embodiment, spare core judges whether the master breaks down with nuclear, when fault takes place with nuclear in the master, spare core is switched to the master use state, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, release time is in the microsecond level, obliterated data is less, with respect to prior art, and can requirement of real time and the higher occasion of reliability requirement.
Below the polycaryon processor in the embodiment of the invention is elaborated.See also Fig. 3, polycaryon processor comprises in the embodiment of the invention:
Main with nuclear 310, be used for data are handled;
Spare core 320 is used to judge whether the master breaks down with nuclear; If then self is switched to the main state of using.
Whether spare core 320 can be obtained main running status with nuclear by main data handling procedure with nuclear is monitored in real time, as monitor this master and interrupt with the streamline of examining, and the master uses whether consistent authorize the phase process result that send and self result etc.; Interrupt if monitor main streamline with nuclear, or main inconsistent with authorizing phase process result and the result of self sent, then spare core 320 judges that this mainly with nuclear fault takes place, and will self switch to the master and use state.
Need to prove that herein the polycaryon processor in the present embodiment also can also comprise administration module, judge by administration module whether the master breaks down with nuclear, when the master uses nuclear generation fault, spare core is switched to the main state of using.
Data can be message or other forms of data.
When fault takes place the master with nuclear in spare core, the main state of using will self be switched to, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, release time is in the microsecond level, the occasion that requirement of real time is higher, and, because release time is shorter, thereby can reduce losing of data, satisfies the higher occasion of reliability requirement.
Spare core is main with after the state with self switching to, and can obtain and handle follow-up data from buffer queue; Also can handle the phase process result of up-to-date preservation earlier, from buffer queue, obtain and handle follow-up data again, thereby further reduce losing of data.
In the present embodiment, polycaryon processor comprises main with nuclear and spare core, spare core judges whether the master that data are handled breaks down with nuclear, when fault takes place with nuclear in the master, then self is switched to the master and use state, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, release time is in the microsecond level, with respect to prior art, and can the higher occasion of requirement of real time.
See also Fig. 4, polycaryon processor comprises in another embodiment of the present invention:
Main with nuclear 410, be used for data are handled;
In addition, this polycaryon processor can further include administration module 430, be used for spare core 420 self is switched to main with state after, fault keranel (that breaks down is main with nuclear) 410 is carried out fault detect, if this fault is the restorability fault, then fault keranel 410 is reverted to upstate.
See also Fig. 5, the spare core 420 in embodiment illustrated in fig. 4 can comprise:
Acquiring unit 421 is used to obtain main used data content and at the phase process result of this data content with nuclear each processing stage;
Judging unit 423, whether the phase process result who is used for the judgment processing unit is consistent with the phase process result that acquiring unit 421 obtains;
Further, the polycaryon processor in the present embodiment can also comprise alarm module 440, is used for then sending alarm if administration module 430 determines that fault is not the restorability fault.
See also Fig. 6, the administration module 430 in embodiment illustrated in fig. 4 can comprise:
Detecting unit 431, be used for spare core 420 self is switched to main with state after, fault keranel 410 is carried out fault detect;
Further, administration module 430 also comprises: obtain and preserve unit 433, be used for spare core 420 self is switched to main with state after, obtain and preserve in-situ data when breaking down from fault keranel 410, so that developer's analysis of failure model and optimisation technique scheme.
Fault detect is meant the validity check of fault keranel being carried out internal resource, comprise whether the register read-write is normal, and whether the inner buffer read-write is normal, and whether the external cache read-write is normal, whether counter can correct calculation, and normally whether intercommunication mechanism messaging etc.
Under the situation of multinuclear resource anxiety, polycaryon processor can adopt N: 1 backs up, and N master answers a spare core with checking, and is loaded with N the corresponding main code of using on the nuclear on 1 spare core.When any 1 master in N is broken down with nuclear, to should N master moving the main code that breaks down with the spare core of nuclear with nuclear.
In the present embodiment, spare core judges whether the master breaks down with nuclear, when fault takes place with nuclear in the master, use state with self switching to the master, make the data processing of fault keranel transfer to this spare core, thereby make polycaryon processor recover operate as normal, release time is in the microsecond level, obliterated data is less, with respect to prior art, and can requirement of real time and the higher occasion of reliability requirement.
The embodiment of the invention also provides a kind of communication facilities, comprises polycaryon processor, and the specific implementation of this polycaryon processor can be with reference to Fig. 3 or embodiment illustrated in fig. 4.
One of ordinary skill in the art will appreciate that all or part of step in the whole bag of tricks of the foregoing description is to instruct relevant hardware to finish by program, this program can be stored in the computer-readable recording medium, storage medium can comprise: read-only memory (ROM, Read-Only Memory), random access memory (RAM, Random Access Memory), disk or CD etc.
More than polycaryon processor fault handling method, polycaryon processor and communication facilities that the embodiment of the invention provided are described in detail, used specific case herein principle of the present invention and embodiment are set forth, the explanation of above embodiment just is used for helping to understand method of the present invention and core concept thereof; Simultaneously, for one of ordinary skill in the art, according to thought of the present invention, the part that all can change in specific embodiments and applications, in sum, this description should not be construed as limitation of the present invention.
Claims (14)
1. a polycaryon processor fault handling method is characterized in that, comprising:
Whether the master that judgement is handled data breaks down with nuclear;
If then spare core is switched to the main state of using.
2. polycaryon processor fault handling method according to claim 1 is characterized in that, described spare core judges whether the master that data are handled breaks down with nuclear, if then spare core will self switch to the main state of using.
3. polycaryon processor fault handling method according to claim 2 is characterized in that, described spare core judges that main whether the breaking down with nuclear that data are handled comprises:
Spare core is obtained main used data content and at the phase process result of this data content with nuclear each processing stage, this data content is carried out with main with nuclear phase phase process together, whether the phase process result who judges spare core again is consistent with main phase process result with nuclear, if inconsistent, then spare core judges that fault takes place the main nuclear of using.
4. polycaryon processor fault handling method according to claim 3 is characterized in that, in described spare core self is switched to main also to comprise after with state:
From buffer queue, obtain the follow-up data and the processing of the current data of fault keranel processing.
5. polycaryon processor fault handling method according to claim 4 is characterized in that, also comprises before the follow-up data of the current data of obtaining the fault keranel processing from buffer queue is also handled:
Described spare core is carried out the processing in subsequent treatment stage to the phase process result of the up-to-date preservation of this spare core.
6. polycaryon processor fault handling method according to claim 1, it is characterized in that, main comprise after with state described spare core is switched to: fault keranel is carried out fault detect, is the restorability fault as if this fault, then described fault keranel is reverted to upstate.
7. polycaryon processor fault handling method according to claim 6 is characterized in that described fault keranel enters stand-by state after reverting to upstate, the main running status with nuclear of monitoring.
8. polycaryon processor fault handling method according to claim 6 is characterized in that, described fault keranel is carried out also comprising after the fault detect:
If this fault is irrecoverable property fault, then send alarm.
9. polycaryon processor fault handling method according to claim 1 is characterized in that, main comprises after with state described spare core is switched to: obtain in-situ data and preservation when breaking down from fault keranel.
10. a polycaryon processor is characterized in that, described polycaryon processor comprises:
Main with nuclear, be used for data are handled;
Spare core is used to judge whether the master breaks down with nuclear; If then described spare core is switched to the main state of using.
11. polycaryon processor according to claim 10 is characterized in that, described spare core comprises:
Acquiring unit is used to obtain main used data content and at the phase process result of this data content with nuclear each processing stage;
Processing unit is used for the data content that obtains is carried out with main with nuclear phase phase process together;
Judging unit, whether the phase process result who is used for the judgment processing unit is consistent with the phase process result that acquiring unit obtains;
Switch unit is used for judging unit and judges when inconsistent, and described spare core is switched to the main state of using.
12. polycaryon processor according to claim 10 is characterized in that, described polycaryon processor also comprises:
Administration module, be used for described spare core self is switched to main with state after, fault keranel is carried out fault detect, if this fault is the restorability fault, then described fault keranel is reverted to upstate.
13. polycaryon processor according to claim 12 is characterized in that, also comprises:
Alarm module is used for if administration module determines that fault is not the restorability fault, then sends alarm.
14. a communication facilities comprises as each described polycaryon processor in the claim 10 to 13.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010115908A CN101799776A (en) | 2010-02-25 | 2010-02-25 | Fault processing method of multi-core processor, multi-core processor and communication device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010115908A CN101799776A (en) | 2010-02-25 | 2010-02-25 | Fault processing method of multi-core processor, multi-core processor and communication device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101799776A true CN101799776A (en) | 2010-08-11 |
Family
ID=42595460
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010115908A Pending CN101799776A (en) | 2010-02-25 | 2010-02-25 | Fault processing method of multi-core processor, multi-core processor and communication device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101799776A (en) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102231126A (en) * | 2011-07-28 | 2011-11-02 | 大唐移动通信设备有限公司 | Method and system for implementing inter-core backup in multi-core processor |
| CN102368223A (en) * | 2011-10-08 | 2012-03-07 | 深圳和而泰智能控制股份有限公司 | Dual-core embedded system and control method |
| CN102722916A (en) * | 2012-05-23 | 2012-10-10 | 南京智达康无线通信科技股份有限公司 | Fault information record method and fault management system used for access controller |
| CN103197959A (en) * | 2013-04-08 | 2013-07-10 | 合肥联宝信息技术有限公司 | Switching method of multi-core CPUs (Central Processing Unit) |
| CN103503424A (en) * | 2010-12-20 | 2014-01-08 | 思杰***有限公司 | Systems and methods for implementing connection mirroring in a multi-core system |
| CN104657240A (en) * | 2013-11-18 | 2015-05-27 | 华为技术有限公司 | Failure control method and failure control device of multi-kernel operating system |
| CN105408862A (en) * | 2013-08-14 | 2016-03-16 | 英特尔公司 | Manageability redundancy for micro server and clustered system-on-a-chip deployments |
| CN106464541A (en) * | 2015-03-19 | 2017-02-22 | 华为技术有限公司 | Fault processing method and device based on network function virtualization |
| CN108647174A (en) * | 2018-04-26 | 2018-10-12 | 华南理工大学 | A kind of fast self-healing system of unmanned plane based on software bus |
| CN109298961A (en) * | 2018-08-28 | 2019-02-01 | 迈普通信技术股份有限公司 | Fault handling method, device and the network equipment of multi-core processor |
| CN109445995A (en) * | 2018-09-04 | 2019-03-08 | 深圳市宝德计算机***有限公司 | Server data processing method, device and storage medium |
| CN111355988A (en) * | 2020-03-31 | 2020-06-30 | 苏州科达科技股份有限公司 | Business disaster recovery method, equipment and readable storage medium |
| CN111984376A (en) * | 2020-09-23 | 2020-11-24 | 杭州迪普科技股份有限公司 | Protocol processing method, device, equipment and computer readable storage medium |
-
2010
- 2010-02-25 CN CN201010115908A patent/CN101799776A/en active Pending
Cited By (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103503424B (en) * | 2010-12-20 | 2016-08-10 | 思杰***有限公司 | For realizing the system and method connecting mirror image in multiple nucleus system |
| CN103503424A (en) * | 2010-12-20 | 2014-01-08 | 思杰***有限公司 | Systems and methods for implementing connection mirroring in a multi-core system |
| CN102231126A (en) * | 2011-07-28 | 2011-11-02 | 大唐移动通信设备有限公司 | Method and system for implementing inter-core backup in multi-core processor |
| CN102231126B (en) * | 2011-07-28 | 2013-09-04 | 大唐移动通信设备有限公司 | Method and system for implementing inter-core backup in multi-core processor |
| CN102368223A (en) * | 2011-10-08 | 2012-03-07 | 深圳和而泰智能控制股份有限公司 | Dual-core embedded system and control method |
| CN102722916A (en) * | 2012-05-23 | 2012-10-10 | 南京智达康无线通信科技股份有限公司 | Fault information record method and fault management system used for access controller |
| CN103197959B (en) * | 2013-04-08 | 2017-03-08 | 合肥联宝信息技术有限公司 | A kind of changing method of multi-core CPU |
| CN103197959A (en) * | 2013-04-08 | 2013-07-10 | 合肥联宝信息技术有限公司 | Switching method of multi-core CPUs (Central Processing Unit) |
| CN105408862B (en) * | 2013-08-14 | 2019-01-18 | 英特尔公司 | The manageability redundancy disposed for micro server and clustered system on chip |
| CN105408862A (en) * | 2013-08-14 | 2016-03-16 | 英特尔公司 | Manageability redundancy for micro server and clustered system-on-a-chip deployments |
| CN104657240A (en) * | 2013-11-18 | 2015-05-27 | 华为技术有限公司 | Failure control method and failure control device of multi-kernel operating system |
| CN104657240B (en) * | 2013-11-18 | 2018-08-21 | 华为技术有限公司 | The Failure Control method and device of more kernel operating systems |
| CN106464541A (en) * | 2015-03-19 | 2017-02-22 | 华为技术有限公司 | Fault processing method and device based on network function virtualization |
| CN106464541B (en) * | 2015-03-19 | 2019-09-20 | 华为技术有限公司 | Fault handling method and equipment based on network function virtualization |
| US10565047B2 (en) | 2015-03-19 | 2020-02-18 | Huawei Technologies Co., Ltd. | Troubleshooting method based on network function virtualization, and device |
| CN108647174B (en) * | 2018-04-26 | 2021-01-19 | 华南理工大学 | Unmanned aerial vehicle fast self-healing system based on software bus |
| CN108647174A (en) * | 2018-04-26 | 2018-10-12 | 华南理工大学 | A kind of fast self-healing system of unmanned plane based on software bus |
| CN109298961A (en) * | 2018-08-28 | 2019-02-01 | 迈普通信技术股份有限公司 | Fault handling method, device and the network equipment of multi-core processor |
| CN109445995A (en) * | 2018-09-04 | 2019-03-08 | 深圳市宝德计算机***有限公司 | Server data processing method, device and storage medium |
| CN111355988A (en) * | 2020-03-31 | 2020-06-30 | 苏州科达科技股份有限公司 | Business disaster recovery method, equipment and readable storage medium |
| CN111355988B (en) * | 2020-03-31 | 2022-11-11 | 苏州科达科技股份有限公司 | Business disaster recovery method, equipment and readable storage medium |
| CN111984376A (en) * | 2020-09-23 | 2020-11-24 | 杭州迪普科技股份有限公司 | Protocol processing method, device, equipment and computer readable storage medium |
| CN111984376B (en) * | 2020-09-23 | 2023-06-27 | 杭州迪普科技股份有限公司 | Protocol processing method, device, equipment and computer readable storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101799776A (en) | Fault processing method of multi-core processor, multi-core processor and communication device | |
| US11360842B2 (en) | Fault processing method, related apparatus, and computer | |
| EP3142011A1 (en) | Anomaly recovery method for virtual machine in distributed environment | |
| US20070234123A1 (en) | Method for detecting switching failure | |
| CN110581852A (en) | Efficient mimicry defense system and method | |
| CN106789306A (en) | Restoration methods and system are collected in communication equipment software fault detect | |
| TWI529624B (en) | Method and system of fault tolerance for multiple servers | |
| CN105760247A (en) | System and method for processing hard disk faults | |
| CN103812675A (en) | Method and system for realizing allopatric disaster recovery switching of service delivery platform | |
| CN101334744B (en) | Multiprocessor system fault checking method, system and device | |
| CN106155826B (en) | For the method and system of mistake to be detected and handled in bus structures | |
| CN105068763B (en) | A kind of virtual machine tolerant system and method for storage failure | |
| CN103647710A (en) | Path configuration method and device | |
| CN106412016A (en) | Connection control method and device for server | |
| CN111918236B (en) | Internet of things security sensor network searching method, device, equipment and storage medium | |
| CN111880947A (en) | Data transmission method and device | |
| CN103137227A (en) | Software common mode failure detection system of nuclear power station security level DCS and control method thereof | |
| CN107438010A (en) | Fault protecting method, first, second processor, network storage equipment and system | |
| CN212933511U (en) | Distributed processing system | |
| CN107179911A (en) | A kind of method and apparatus for restarting management engine | |
| CN101605052B (en) | Method and system for acquiring in-place information of extended sub-frame by main sub-frame of SDH equipment | |
| CN110519098A (en) | A kind of processing method and processing device of abnormal single-board | |
| CN103605593A (en) | Fault diagnosis and recovery method and device for heterogeneous system | |
| CN113220496B (en) | Method, system and state machine for detecting abnormal IPMI command interaction times between BIOS and BMC | |
| CN103699427B (en) | A kind of interruption detection method and system based on JIT emulators |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20100811 |